Processor Organization and Architecture Module III.

Slides:



Advertisements
Similar presentations
MANINDER KAUR Maninder Kaur 1
Advertisements

PART 5: (2/2) Processor Internals CHAPTER 15: CONTROL UNIT OPERATION 1.
Flip-Flops, Registers, Counters, and a Simple Processor
UNIT-III CONTROL UNIT DESIGN
Chapter 8 Sequencing and Control Henry Hexmoor1. 2 Datapath versus Control unit  Datapath - performs data transfer and processing operations  Control.
Chapter 16 Control Unit Operation No HW problems on this chapter. It is important to understand this material on the architecture of computer control units,
The Control Unit: Sequencing the Processor Control Unit: –provides control signals that activate the various microoperations in the datapath the select.
1 COMP541 Sequencing and Control Montek Singh Mar 29, 2007.
Chapter 7. Register Transfer and Computer Operations
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
Chapter 16 Control Unit Implemntation. A Basic Computer Model.
Logic and Computer Design Fundamentals Registers and Counters
Chapter 15 IA 64 Architecture Review Predication Predication Registers Speculation Control Data Software Pipelining Prolog, Kernel, & Epilog phases Automatic.
ST. ALOYSIUS INSTITUTE OF TECHNOLOGY COMPUTER SCIENCE ENGINEERING 4 th SEMESTER COMPUTER SYSTEM ORGAINZATION SUBMITTED TO :- SHWETA AGRAWAL SUBMITTED BY.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts,
Chapter 6 Memory and Programmable Logic Devices
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Chapter 1_4 Part II Counters
Computer Organization and Architecture
Computer Architecture Lecture 12 Fasih ur Rehman.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
Micro-operations Are the functional, or atomic, operations of a processor. A single micro-operation generally involves a transfer between registers, transfer.
TEAM 1: Miguel Harmant Rodney Rodriguez Elias Crespo Javier Parra Alfredo Alonso Marc-Wayne Anglin.
Lecture 16 Today’s topics: –MARIE Instruction Decoding and Control –Hardwired control –Micro-programmed control 1.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 21 Multiplier Example Example: (101 x 011) Base 2 Note that the partial product summation.
Chap 8. Sequencing and Control. 8.1 Introduction Binary information in a digital computer –data manipulated in a datapath with ALUs, registers, multiplexers,
Design for Testability By Dr. Amin Danial Asham. References An Introduction to Logic Circuit Testing.
Chap 7. Register Transfers and Datapaths. 7.1 Datapaths and Operations Two types of modules of digital systems –Datapath perform data-processing operations.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
MICROPROGRAMMED CONTROL CH 17 Team # 2 Members: Wilmer Saint-Hilaire Alberto Mollinedo Vinicius Schuina Luis Perez.
1 Control Unit Operation and Microprogramming Chap 16 & 17 of CO&A Dr. Farag.
Microprogrammed Control Chapter11:. Two methods for generating the control signals are: 1)Hardwired control o Sequential logic circuit that generates.
5-1 Chapter 5—Processor Design—Advanced Topics Computer Systems Design and Architecture by V. Heuring and H. Jordan © 1997 V. Heuring and H. Jordan Chapter.
UNIT-III CONTROL UNIT DESIGN
EKT 221/4 DIGITAL ELECTRONICS II Chapter 2 SEQUENCING AND CONTROL.
Lecture 15 Microarchitecture Level: Level 1. Microarchitecture Level The level above digital logic level. Job: to implement the ISA level above it. The.
Basic Elements of Processor ALU Registers Internal data pahs External data paths Control Unit.
MICROPROGRAMMED CONTROL
GROUP 2 CHAPTER 16 CONTROL UNIT Group Members ๏ Evelio L. Hernandez ๏ Ashwin Soerdien ๏ Andrew Keiper ๏ Hermes Andino.
PART 4: (1/2) Central Processing Unit (CPU) Basics CHAPTER 12: P ROCESSOR S TRUCTURE AND F UNCTION.
Control Unit Operations Chapter10:. What is Control Unit (CU)?(1)  Part of a CPU or other device that directs its operation.  Tells the rest of the.
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals.
Chapter 10 Control Unit Operation “Controls the operation of the processor”
Hardwired Control Department of Computer Engineering, M.S.P.V.L Polytechnic College, Pavoorchatram. A Presentation On.
Processor Organization and Architecture Module III.
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
Chap 5. Registers and Counters
BASIC COMPUTER ARCHITECTURE HOW COMPUTER SYSTEMS WORK.
Types of Micro-operation  Transfer data between registers  Transfer data from register to external  Transfer data from external to register  Perform.
Functions of Processor Operation Addressing modes Registers i/o module interface Memory module interface Interrupts.
Controller Implementation
Computer Organization and Architecture + Networks
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
Computer Organization & Design Microcode for Control Sec. 5
Overview Instruction Codes Computer Registers Computer Instructions
Processor Organization and Architecture
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
Control Unit Introduction Types Comparison Control Memory
Processor Organization and Architecture
William Stallings Computer Organization and Architecture 8th Edition
Computer Architecture
Chapter 14 Control Unit Operation
MANINDER KAUR Maninder Kaur 1
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL code ECE 448 – FPGA and ASIC Design.
Processor Organization and Architecture
Presentation transcript:

Processor Organization and Architecture Module III

Control Unit

Control Unit Implementation Control unit implementations fall into one of two categories: Hardwired implementation Microprogrammed implementation

Hardwired implementation In this, the control unit is essentially a state machine circuit. Its input logic signals are transformed into a set of output logic signals, which are the control signals

Control Unit Inputs Inputs: – Instruction Register, Clock, – Flags & control bus signals (can be directly used) Instruction Register – Uses opcodes to perform different actions for different instruction – There should be unique logic input for each opcode : performed by decoder (n-bits  2 n outputs,each will activate a single unique output)

Control Unit Inputs Clock – CU requires different control signals at different time units and hence a timing generator is used

Control Unit with decoded inputs

Hardware Control Unit Design Consider the operation of the control unit – E.g. 2’s compliment multiplier

Control Unit for Multiplier

Hardware Control Unit Design List the control signals needed for the control unit. – A control signal is associated with each distinct action/operation. – A common control signal can be used for parallel operations – E.g. Control signals for 2’s compliment multiplier

Control Signals for Multiplier

Hardware Control Unit Design With this information, we can apply 4 design techniques for hardware implementation. The methods are: – State -table Method – Delay-element Method – Sequence-counter Method – PLA Method

State-table Method It is the standard algorithmic approach for sequential circuit design In this method every micro-operation block is associated with a state in state table for control circuit

Example of multiplier

State table for the control unit can be directly derived from the flowchart.

State table for Multiplier

State-table Method Once the state table is ready it can be implemented using JK flipflops. Advantages: – Simplest method to implement Disadvantages: – If there is large number of states and input combinations, the size of table becomes large and thus it will be difficult to implement

State-table Method Disadvantages: – State table hides useful information like loops and repeated patterns. Thus two states with same behavior may require different hardware. – Circuits designed tends to have a random structure and thus difficult to debug and maintain.

Delay-element Method Since the control signals are to be activated in a proper sequence, there is a specific time delay between activation of two conjugative control signals Thus a sequence of delay elements can be used to generate control signals To synchronize, the delay elements are made of D flipflops and controlled by common clock signal.

Delay-element Method A control unit using delay elements can be constructed directly from flowchart. It is also called one-shot method.

Rules to derive control circuit from flowchart Rule 1: – Each sequence of two successive micro-operations require a delay element. – The control signals are taken directly from input and output of delay element.

Rules to derive control circuit from flowchart Rule 1: – The signals for same control line are logically ORed to get one common output signal

Rules to derive control circuit from flowchart Rule 2: – The n lines from the flow chart merge to a common line are transformed into OR gate

Rules to derive control circuit from flowchart Rule 3: – A decision box is implemented by 2 AND gates

Delay-element Method- Multiplier

Delay-Element Method Advantage: – In case of loop, same hardware can be used and hence hardware requirement is less. Disadvantage: – No. of delay elements is equal to the no. of states, thus for lots of states circuit becomes large. – Synchronization becomes difficult, if there are lots of D-flipflops

Sequence-counter Method The sequence counter consist of – Modulo k- counter – 1/k decoder – Input signals to control the operation of counter

Sequence-counter Method When count enable input is connected to clock source, decoder generates k phase signals separated by one clock period

Sequence-counter Method Two input lines begin and end turn the counter on and off Begin causes the counter to begin End disconnects the clock and resets the counter

Sequence-counter Method The phase signal activates control lines for each micro-operation As instruction changes, micro-ops change which must activate another set of control lines To activate this, logic circuit is connected to the counter

Sequence-counter Method

Multiplier using Sequence Counter

Phase 1 Do initial Settings Step1: A  0 Q -1  0 COUNT  n B  INBUS Step2: Q  INBUS

Phase 2 Phase 2 is repeated n times and has 2 steps: Step 1: A  A – B or A  A+B and Step 2: Arithmetic Shift A, Q, Q -1 and Count  Count -1

Phase 3 Phase 3 involves 3 steps Step 1: OUTBUS  A Step 2: OUTBUS  Q Step 3: Activate END

Multiplier using Sequence Counter

Phase 1

Phase 2

Phase 3

Sequence-counter Method Advantage: – The use of hardware is minimal, hence suits large complex control circuits Disadvantage: – It is expensive for simple control circuits.

PLA Method For large control units VLSI Technology is used to design control units. E.g. PLA (Programmable Logic Array) PLA consists of an array of AND gates followed by an array of OR gates. It can be used to implement combinational logic functions of several variables

Blok Diagram of PLA

PLA Method We can give instruction code, contents of control step counter, flags and condition codes as input to PLA to get control signals as output.

PLA Method

Advantages of Hardwired Control Unit Works faster as combinational circuits generates control signals based on input status.

Disadvantages of Hardwired Control Unit Complex in design if it requires larger number of control points No flexibility : difficult to make corrections or to add a new feature Uses too many logic gates.