PhD VIVA Kevin lee 28 th July 2006 “OpenNP: A Generic Programming Model for Network Processors” Brief Introduction.

Slides:



Advertisements
Similar presentations
Fabio Mustacchio, Andrea Di Pietro IPTComm 2008 – Heidelberg, July 2th 2008 On the deployment of Network Processors in Operational and Testing Network.
Advertisements

IP Router Architectures. Outline Basic IP Router Functionalities IP Router Architectures.
PhD 2 nd year panel Kevin lee October 2004 A Generic Programming Model for Network Processors Part Deux.
Tahir Nawaz Introduction to.NET Framework. .NET – What Is It? Software platform Language neutral In other words:.NET is not a language (Runtime and a.
CSC457 Seminar YongKang Zhu December 6 th, 2001 About Network Processor.
Cache Coherent Distributed Shared Memory. Motivations Small processor count –SMP machines –Single shared memory with multiple processors interconnected.
Course-Grained Reconfigurable Devices. 2 Dataflow Machines General Structure:  ALU-computing elements,  Programmable interconnections,  I/O components.
Extensible Networking Platform IWAN 2005 Extensible Network Configuration and Communication Framework Todd Sproull and John Lockwood
External perimeter of secure network public Internet SNMPdata transaction data control commands July 2003 Firewall Network Processor™: basic concept and.
Chapter 13 Embedded Systems
Seven Minute Madness: Special-Purpose Parallel Architectures Dr. Jason D. Bakos.
Slide 1 ITC 2005 Gunnar Carlsson 1, David Bäckström 2, Erik Larsson 2 2) Linköpings Universitet Department of Computer Science Sweden 1) Ericsson Radio.
Chess Review May 10, 2004 Berkeley, CA A Comparison of Network Processor Programming Environments Niraj Shah William Plishker Kurt Keutzer.
Performance Analysis of the IXP1200 Network Processor Rajesh Krishna Balan and Urs Hengartner.
1 PC-base Software Routers: High Performance and Application Service Support Author: Raffaele Bolla, Roberto Bruschi Publisher: PRESTO’08 Presenter: Hsin-Mao.
Modern trends in computer architecture and semiconductor scaling are leading towards the design of chips with more and more processor cores. Highly concurrent.
Figure 1.1 Interaction between applications and the operating system.
Rob Jaeger, University of Maryland, Department of Computer Science 1 Active Networking “ The active network provides a platform on which network services.
WANs and Routers Routers. Router Description Specialized computer Like a general purpose PC, a router has:  CPU  Memory  System Bus Connecting Internal.
A Load Balancing Framework for Adaptive and Asynchronous Applications Kevin Barker, Andrey Chernikov, Nikos Chrisochoides,Keshav Pingali ; IEEE TRANSACTIONS.
© 2001 by Prentice Hall8-1 Local Area Networks, 3rd Edition David A. Stamper Part 3: Software Chapter 8 Client/Server Architecture.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
Protocols and the TCP/IP Suite Chapter 4. Multilayer communication. A series of layers, each built upon the one below it. The purpose of each layer is.
Computer Architecture ECE 4801 Berk Sunar Erkay Savas.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
1/29/2002 CS Distributed Systems 1 Infiniband Architecture Aniruddha Bohra.
Distributed Systems 1 CS- 492 Distributed system & Parallel Processing Sunday: 2/4/1435 (8 – 11 ) Lecture (1) Introduction to distributed system and models.
LOGO BUS SYSTEM Members: Bui Thi Diep Nguyen Thi Ngoc Mai Vu Thi Thuy Class: 1c06.
LiNK: An Operating System Architecture for Network Processors Steve Muir, Jonathan Smith Princeton University, University of Pennsylvania
A Lightweight Platform for Integration of Resource Limited Devices into Pervasive Grids Stavros Isaiadis and Vladimir Getov University of Westminster
Computer Architecture and Organization Introduction.
Dynamic Reconfiguration Dynamic selection of handler functionality: currently through use of parameterizable handlers or by selecting from a set of existing.
Architecture Examples And Hierarchy Samuel Njoroge.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.
Chapter 1 Introduction. Architecture & Organization 1 Architecture is those attributes visible to the programmer —Instruction set, number of bits used.
November 2006 SpaceOps 2010 Conference, Huntsville, Alabama By José Feiteirinha, Nuno Sebastião Date: April 2010 Emulation Using the CellBE Processor.
Supporting Runtime Reconfiguration on Network Processors Kevin Lee Lancaster University
Performance Characterization and Architecture Exploration of PicoRadio Data Link Layer Mei Xu and Rahul Shah EE249 Project Fall 2001 Mentor: Roberto Passerone.
Modeling Component-based Software Systems with UML 2.0 George T. Edwards Jaiganesh Balasubramanian Arvind S. Krishna Vanderbilt University Nashville, TN.
MODUS Project FP7- SME – , Eclipse Conference Toulouse, May 6 th 2013 Page 1 MODUS Project FP Methodology and Supporting Toolset Advancing.
1 Choices “Our object-oriented system architecture embodies the notion of customizing operating systems to tailor them to support particular hardware configuration.
Hot Interconnects TCP-Splitter: A Reconfigurable Hardware Based TCP/IP Flow Monitor David V. Schuehler
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
 Introduction to Micro processor Introduction to Micro processor  Microprocessor instruction and opcodes Microprocessor instruction and opcodes  Mnemonics.
ND The research group on Networks & Distributed systems.
COARSE GRAINED RECONFIGURABLE ARCHITECTURES 04/18/2014 Aditi Sharma Dhiraj Chaudhary Pruthvi Gowda Rachana Raj Sunku DAY
Axel Jantsch 1 Networks on Chip Axel Jantsch 1 Shashi Kumar 1, Juha-Pekka Soininen 2, Martti Forsell 2, Mikael Millberg 1, Johnny Öberg 1, Kari Tiensurjä.
Performance Analysis of Packet Classification Algorithms on Network Processors Deepa Srinivasan, IBM Corporation Wu-chang Feng, Portland State University.
Teaching The Principles Of System Design, Platform Development and Hardware Acceleration Tim Kranich
Communication for the Wearable Platform Jan Beutel Computer Engineering and Networks Lab Swiss Federal Institute of Technology (ETH) Zurich October 19,
ECE 526 – Network Processing Systems Design Programming Model Chapter 21: D. E. Comer.
Exploiting Task-level Concurrency in a Programmable Network Interface June 11, 2003 Hyong-youb Kim, Vijay S. Pai, and Scott Rixner Rice Computer Architecture.
Addressing Data Compatibility on Programmable Network Platforms Ada Gavrilovska, Karsten Schwan College of Computing Georgia Tech.
Kevin Harrison LTEC 4550 Assignment 3.  Ethernet Hub  An unsophisticated device that is used for connecting multiple Ethernet devices together.  Typically.
Computer Architecture Organization and Architecture
Heterogeneous Processing KYLE ADAMSKI. Overview What is heterogeneous processing? Why it is necessary Issues with heterogeneity CPU’s vs. GPU’s Heterogeneous.
PERFORMANCE OF THE OPENMP AND MPI IMPLEMENTATIONS ON ULTRASPARC SYSTEM Abstract Programmers and developers interested in utilizing parallel programming.
Dynamo: A Runtime Codesign Environment
Texas Instruments TDA2x and Vision SDK
CSCI/CMPE 3334 Systems Programming
Chapter 3: Windows7 Part 1.
Indigo Doyoung Lee Dept. of CSE, POSTECH
Data Path through host/ANP.
Packet Switch Architectures
An XML-based System Architecture for IXA/IA Intercommunication
NetFPGA - an open network development platform
Packet Switch Architectures
Presentation transcript:

PhD VIVA Kevin lee 28 th July 2006 “OpenNP: A Generic Programming Model for Network Processors” Brief Introduction

1. History How did the project come about: MSc project: “OpenRouter: A Component Framework for Structuring Software Routers” MSc project: Building Simple PC-based Routers from components An interest in higher speed and more restrictive routing platforms Coincidental donation of cutting edge NPs from Intel as I started my PhD

2.The Field: Network Processors  Designed to fill a gap in network technology between ASIC-based routers and PC-based routers  Characteristics Highly Programmable Multi Gigabit Speeds Specialised Packet Processors Variety of Hardware Assists

2. Example: The Intel IXP2400  the thesis implementation example Main points: Microengines General Purpose CPU Multiple memory types Internal gigabit bus Programmable Hardware components Gigabit Ethernet ports

3. Motivation: Current NP software Toolkits for NPs consist of:  Assembler/ C if lucky  Good simulation/monitoring  Deployment – by hand  Code managing/replacement – by hand  No design portability whatsoever  No support for runtime reconfiguration

3.Motivation: What would be Ideal?  Need for generic models and frameworks for Network Processors Transferable skills Better Application design Design Portability  Runtime reconfiguration support in Network Processor software Software Updates Supporting Unforeseen Events Load-balancing Support Active Networks

3. The Approach: Component Model Using a lightweight Component Model as the basis:  fine-grained and language-independent  small run-time (~27K); simple and efficient  components are primitive units of encapsulation and deployment deployed into capsules (for “capsule”, think container rather than active packet!)  Support or Component Frameworks for higher level features  Support for Reflection using meta interfaces Architecture, Interception, Resources

3. The Approach: Extensions for NPs  OpenCOM gives us a lightweight base to build upon  Enhancements for NPs Pluggable loaders  To allow code to be loaded on third party processors Pluggable binders  To allow code to be bound within and between different processors Support for communication channels  To allow proxy loading and binding Deployment Roles  Structure the development process

4. The Approach: Supporting NP features Demonstrate support of features in different example NPs:  Packet Processors  Hardware Assists  Interconnects and Buses  Ports  Parallelism  Runtime Reconfiguration

5. Publications  K. Lee, G. Coulson, “Towards a Generic Programming Model for Network Processors”, Proceedings of IEEE International Conference on Networks (ICON'04), Singapore, November  K. Lee, G. Coulson, “Supporting Runtime Reconfiguration on Network Processors”, 20th International Conference on Advanced Information Networking and Applications (AINA'06), Vienna University of Technology, Vienna, Austria, April 2006.

Open for Discussion