Presentation is loading. Please wait.

Presentation is loading. Please wait.

Algorithms for the ROD DSP of the ATLAS Hadronic Tile Calorimeter

Published byAlan Boyd Modified over 8 years ago

Similar presentations

Presentation on theme: "Algorithms for the ROD DSP of the ATLAS Hadronic Tile Calorimeter"— Presentation transcript:

1 Algorithms for the ROD DSP of the ATLAS Hadronic Tile Calorimeter
Belén Salvachúa and Arantxa Ruiz-Martínez IFIC – Universidad de Valencia 12th Workshop on Electronics for LHC and Future Experiments 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

2 ATLAS detector 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

3 Hadronic Tile Calorimeter
12 m EBA LBA LBC EBC 4 m 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

4 Hadronic Tile Calorimeter
Los módulos del TileCal tienen una geometría proyectiva en eta como muestra la figura y están divididos en 3 capas: A, BC y D, cuya segmentación en eta es 0.1 para las dos más internas y 0.2 para la más externa. La energía depositada en cada celda es leída por 2 fotomultiplicadores. Con lo cual, TileCal dispone de un total de 4672 celdas y 9344 canales de lectura. 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

5 Read Out Chain SHAPER TILECAL MODULE PMT READ OUT DRIVER SYSTEM
DIGITIZER Optical Fibers 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

6 Read Out Driver board G-links 12th LECC06 - Valencia 28/09/2006
B. Salvachúa

7 Read Out Driver board Staging FPGAs 12th LECC06 - Valencia 28/09/2006
B. Salvachúa

8 Read Out Driver board Processing Units
12th LECC06 - Valencia 28/09/2006 B. Salvachúa

9 Read Out Driver board Output Controller FPGAs
12th LECC06 - Valencia 28/09/2006 B. Salvachúa

10 Read Out Driver board Serializers 12th LECC06 - Valencia 28/09/2006
B. Salvachúa

11 Read Out Driver board VME and TTC FPGA
12th LECC06 - Valencia 28/09/2006 B. Salvachúa

12 Read Out Driver board Staging FPGAs Processing Units G-links
VME and TTC FPGA Optical Fibers Output Controller FPGAs Serializers Transition Module 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

13 Processing Units: DSP Eight functional units: 8/16/32-bit data support
2 multipliers 6 arithmetic and logical units 8/16/32-bit data support 40-bit arithmetic options Clock cycle of 720 MHz Memory: 1056 Kbytes 32 Kbytes cache 1024 Kbytes RAM Real time fixed-point processor TMS360C6414xTM Texas Instruments 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

14 Processing Units: DSP Eight functional units: 8/16/32-bit data support
2 multipliers 6 arithmetic and logical units 8/16/32-bit data support 40-bit arithmetic options Clock cycle of 720 MHz Memory: 1056 Kbytes 32 Kbytes cache 1024 Kbytes RAM Real time fixed-point processor TMS360C6414xTM Texas Instruments 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

15 TileCal commissioning setup
12th LECC06 - Valencia 28/09/2006 B. Salvachúa

16 TileCal commissioning read out
12th LECC06 - Valencia 28/09/2006 B. Salvachúa

17 Reconstruction Algorithms
Requirements: Send reconstructed information to the 2nd level trigger Work in real-time at 1st level trigger rate LHC rate: 100 kHz First years rate: ~50 kHz Commissioning rate (during July-August 2006): ~1Hz Proposed algorithms: Optimal Filtering: Reconstruction of the energy and arrival time of the particles Muon Tag: Identification of low transverse momentum muons 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

18 Optimal Filtering AMPLITUDE PHASE WEIGHTS The process to calculate a, b, minimizes the effect of the noise in the amplitude and time reconstruction. But they are calculated assuming small phases. 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

19 Optimal Filtering Configuration for LHC
AMPLITUDE PHASE WEIGHTS The process to calculate a, b, minimizes the effect of the noise in the amplitude and time reconstruction. But they are calculated assuming small phases. 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

20 Optimal Filtering with 1 iteration
Commissioning configuration First iteration: Second Iteration: AMPLITUDE AMPLITUDE PHASE PHASE 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

21 Optimal Filtering with 1 iteration
Commissioning configuration First iteration: Second Iteration: AMPLITUDE AMPLITUDE PHASE PHASE 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

22 Muon Tag Look into cells D  Possible muon
Look into cells BC, following   Possible muon Look into cells A, following   Muon identified Deposited energy in the cell i should verify: Thrlow < Ei < Thrhigh High threshold: Cut for jets Low threshold: Cut for noise and minimum bias El funcionamiento del algoritmo es el siguiente: en primer lugar se busca en la capa D las celdas con deposición de energía compatible con un muón, definiendo los primeros candidatos a muones. Tras esto se busca en la celdas de la capa BC situadas debajo de los candidatos definidos anteriormente, y si la energía de estas celdas es compatible también con un muón se confirma este candidato. Finalmente se mira si en las celdas de la capa A situadas en la misma eta que los candidatos la energía depositada también es la propia de un muón, confirmándose de este modo la identificación del muón. La condición que se aplica a todas las celdas es que la energía depositada este comprendida entre un umbral inferior y un umbral superior. El umbral inferior es utilizado para cortar el ruido electrónico y el apilamiento de minimum bias y se ha utilizado un valor de 150 MeV. El umbral superior depende de cada celda y descarta las cascadas hadrónica y sus colas. Esta condición es exigida en las celdas de las tres capas, pero los muones también son identificados si la energía es mayor que el umbral mínimo en todas las capas y menor que el máximo solo en 2, para permitir la identificación de muones que pierdan una parte apreciable de energía en una de las capas. 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

23 Results: Optimal Filtering
Amplitude (energy) reconstruction of cosmic muons For E > 3 of the noise differences < 1% 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

24 Results: Optimal Filtering
Phase interval [-15,15] ns Phase differences ~5% 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

25 Results: Muon Tag 85% of offline tagged muons are tagged online
12th LECC06 - Valencia 28/09/2006 B. Salvachúa

26 Result: Processing Time
Algorithm Time (s) Optimal Filtering 27.1 Optimal Filtering and Muon Tag 29.4 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

27 Conclusions Optimal Filtering and Muon Tag algorithms were running during TileCal commissioning July and August 2006 Optimal Filtering: Amplitude accuracy > 99% for E>3 Phase accuracy around 95% for E>3 Muon Tag: 85% of coincidence offline/online Processing time: Opt. Filt and Muon Tag: 29.4 s Fulfills TileCal commissioning requirements Improvements on the time are expected in the change to assembler 12th LECC06 - Valencia 28/09/2006 B. Salvachúa

Download ppt "Algorithms for the ROD DSP of the ATLAS Hadronic Tile Calorimeter"

Similar presentations

ATLAS Tile Calorimeter Performance Henric Wilkens (CERN), on behalf of the ATLAS collaboration.

ATLAS Tile Calorimeter Performance Henric Wilkens (CERN), on behalf of the ATLAS collaboration.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)

TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.

Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.
Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.

Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.

TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
RoD set-up for the TileCal testbeam, 2003 period. 9th Workshop on Electronics for LHC Experiments Amsterdam, 30 september 2003 Jose Catelo, Cristóbal Cuenca,

RoD set-up for the TileCal testbeam, 2003 period. 9th Workshop on Electronics for LHC Experiments Amsterdam, 30 september 2003 Jose Catelo, Cristóbal Cuenca,
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.

The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
The First-Level Trigger of ATLAS Johannes Haller (CERN) on behalf of the ATLAS First-Level Trigger Groups International Europhysics Conference on High.

The First-Level Trigger of ATLAS Johannes Haller (CERN) on behalf of the ATLAS First-Level Trigger Groups International Europhysics Conference on High.
8th Workshop on Electronics for LHC Experiment, Colmar, France, 10 Sep. 2002 R.Ichimiya, ATLAS Japan 1 Sector Logic Implementation for the ATLAS Endcap.

8th Workshop on Electronics for LHC Experiment, Colmar, France, 10 Sep R.Ichimiya, ATLAS Japan 1 Sector Logic Implementation for the ATLAS Endcap.
Pascal PERRODO, ATLAS-LAPP

Pascal PERRODO, ATLAS-LAPP
Introduction We propose a design of Level-1 trigger and readout chain for the upcoming J-Parc experiment that supports trigger rates in excess of 100 KHz.

Introduction We propose a design of Level-1 trigger and readout chain for the upcoming J-Parc experiment that supports trigger rates in excess of 100 KHz.
Moving NN Triggers to Level-1 at LHC Rates Triggering Problem in HEP Adopted neural solutions Specifications for Level 1 Triggering Hardware Implementation.

Moving NN Triggers to Level-1 at LHC Rates Triggering Problem in HEP Adopted neural solutions Specifications for Level 1 Triggering Hardware Implementation.
E.Fullana, J. Torres, J. Castelo Speaker: Jose Castelo IFIC - Universidad de Valencia Tile Calorimeter – ROD Colmar, 11 Sept. 2002 ROD General Requirements.

E.Fullana, J. Torres, J. Castelo Speaker: Jose Castelo IFIC - Universidad de Valencia Tile Calorimeter – ROD Colmar, 11 Sept ROD General Requirements.
J. Leonard, U. Wisconsin 1 Commissioning the Trigger of the CMS Experiment at the CERN Large Hadron Collider Jessica L. Leonard Real-Time Conference Lisbon,

J. Leonard, U. Wisconsin 1 Commissioning the Trigger of the CMS Experiment at the CERN Large Hadron Collider Jessica L. Leonard Real-Time Conference Lisbon,
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.

Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
Samuel Silverstein Stockholm University L1Calo upgrade hardware planning + Overview of current concept + Recent work, results.

Samuel Silverstein Stockholm University L1Calo upgrade hardware planning + Overview of current concept + Recent work, results.
The ATLAS/TILECAL Detector Control System Helena Santos (LIP − Lisbon) on behalf of the Tile Calorimeter Group EBC LBC LBA EBC TILECAL is the hadronic.

The ATLAS/TILECAL Detector Control System Helena Santos (LIP − Lisbon) on behalf of the Tile Calorimeter Group EBC LBC LBA EBC TILECAL is the hadronic.
June 2006Juan A. Valls - FPA2006-12672 Project1 Producción y validación de los RODs Read-Out Driver (ROD)

June 2006Juan A. Valls - FPA Project1 Producción y validación de los RODs Read-Out Driver (ROD)
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)

DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

Similar presentations

Ads by Google