Presentation is loading. Please wait.

Presentation is loading. Please wait.

Continuum Simulation for Power Integrity Analysis Raj Nair Dec. 16, 2010.

Published byBasil Mosley Modified over 8 years ago

Similar presentations

Presentation on theme: "Continuum Simulation for Power Integrity Analysis Raj Nair Dec. 16, 2010."— Presentation transcript:

1 Continuum Simulation for Power Integrity Analysis Raj Nair Dec. 16, 2010

2 December 2010 AnaSIM 2 Presentation Overview Background Background Methodology fundamentals Methodology fundamentals Examples Examples Benefits: chip floorplan optimization Benefits: chip floorplan optimization Tool demo Tool demo Conclusion Conclusion

3 December 2010 AnaSIM 3 Power Integrity Challenges: CPU Power doubles every ~36 months Transistors double every ~18 months Operating modes create load shifts Which create supply voltage ‘droops’, on-die Managed in part by package devices Mother Board Capacitors Microprocessor Heat Spreader Package Substrate Pentium™ is a trademark of Intel® Corporation

4 December 2010 AnaSIM 4 Decoupling Cap Loop-L Scaling and gives Load shift induced voltage noise equation and derivation of decap component characteristics scaling Inversely related to process scaling (on-die cap) & (freq. scaling) 2 65nm <<0.1pH! References: Nair 2001 Intel Assembly Technology Journal – Invited Paper on ‘Pathfinding’ 2002 Intel Technology Journal paper “Emerging Directions for Packaging…”Emerging Directions for Packaging

5 December 2010 AnaSIM 5 On-die L & L*di/dt challenge References: Nair 2008, Nair & Bennett 2008, Nair & Bennett 2010 EDADesignline “A Power Integrity Wall follows the Power Wall” & “Dynamic Voltage Droops & Total PI”, Prentice-Hall “PI Analysis & Mngmnt”A Power Integrity Wall follows the Power WallDynamic Voltage Droops & Total PIPI Analysis & Mngmnt PI degradation scales exponentially as k -1.5, where k is the process scaling factor (0.7 for example), regardless of constant-power scaling.

6 December 2010 AnaSIM 6 Motivation Atomic or Abstract? Atomic or Abstract? Analyze ripples by molecular interactions? Polygonal Analyses Polygonal Analyses Nanoscale IC’s face exploding, exponential computation complexity Energy & Efficiency Energy & Efficiency Must know IC’s ripples for lowest V supply

7 December 2010 AnaSIM 7 Meeting the Challenge Differential Power Differential Power Voltage is a potential difference; treat power grid differentially Partition hierarchically & exploit symmetry ECD: Continuum models ECD: Continuum models Grid is uniform; treat as a voltage-continuum along a single surface USPTO PUBUSPTO PUB Include R, L, C and solve ‘true-electromagnetically’ Abstract silicon, package Abstract silicon, package Include distributed models for silicon loads, CAP, pkg and board components

8 December 2010 AnaSIM 8 Abstraction & Physics-based Sims High levels of Abstraction High levels of Abstraction Power GRID as SURFACE Power GRID as SURFACE DISTRIBUTED circuit load currents & capacitance DISTRIBUTED circuit load currents & capacitance SYMMETRY in physical as well as electrical aspects SYMMETRY in physical as well as electrical aspects Comprehensive Modeling Comprehensive Modeling All grid electromagnetic properties, R, L, C used All grid electromagnetic properties, R, L, C used Actual block load current profiles used; di/dt, load activity factors included Actual block load current profiles used; di/dt, load activity factors included Physics based Simulation Physics based Simulation Field solver employed for Maxwell’s equations on ‘surfaces’ / NO ‘models’ Field solver employed for Maxwell’s equations on ‘surfaces’ / NO ‘models’

9 December 2010 AnaSIM 9 SoC Power Integrity Simulation Do CAPACITORS really absorb noise energy? 9 x 7mm chip 5nF /sq. cm distributed CAP 100mA peak noise pulse of 100ps width Power grid simulation Explicit CAP LENS Pulse noise source Differential noise R+L+C Dynamic Noise Simulation in  -fp Source: D. Bennett, ANASIM Corp.,  -fp power integrity aware floor planner, www.anasim.comwww.anasim.com Animation slide Use slide show

10 December 2010 AnaSIM 10 Advanced SiP Simulation Near load systems Near load systems Active Noise Regulator* Active Noise Regulator* Distributed Local (POL) Voltage Regulators Distributed Local (POL) Voltage Regulators Spatial & Temporal Spatial & Temporal Power supply variation in x, y and t Power supply variation in x, y and t Data can feed into future Dynamic Timing Analysis? Data can feed into future Dynamic Timing Analysis? Simulation speed allows ‘what-if’ experiments for optimization Simulation speed allows ‘what-if’ experiments for optimization Chip power grid noise ANR attached to top left corner of grid Reference: * Nair & Bennett, ComLSIComLSI Power Management Designline article http://www.powermanagementdesignline.com/howto/175800373http://www.powermanagementdesignline.com/howto/175800373 Animation slide Use slide show

11 December 2010 AnaSIM 11 Example: System-level Chip Sim GUI or Netlist capture GUI or Netlist capture Chip NETLIST Chip NETLISTNETLIST Load current profiles are pulse100gap100 and pulse200gap200 Load current profiles are pulse100gap100 and pulse200gap200 pulse100gap100 pulse200gap200 pulse100gap100 pulse200gap200 SYMMETRY in physical as well as electrical aspects SYMMETRY in physical as well as electrical aspects Experiment-1 results Experiment-1 results Chip grid ANIMATION & Mirror Chip grid ANIMATION & MirrorANIMATION MirrorANIMATION Mirror Notice substantial voltage variation of top left corner Notice substantial voltage variation of top left corner Cap 200pF added: results Cap 200pF added: results Chip grid ANIMATION & Mirror Chip grid ANIMATION & MirrorANIMATION MirrorANIMATION Mirror  -fp simulation schematic illustration (hyperlinked image)

12 December 2010 AnaSIM 12 Floorplanning / Optimization GRID wire width, spacing, pitch GRID wire width, spacing, pitch Metal resource savings, routing / timing facilitation Metal resource savings, routing / timing facilitation DECAP optimization DECAP optimization Area savings Area savings Block placement tweaks for PI Block placement tweaks for PI Noise generation, propagation Noise generation, propagation Chip-Package-Board early co-simulation Chip-Package-Board early co-simulation Operating voltage (Energy) tuning Operating voltage (Energy) tuning Resonance detection and avoidance… Resonance detection and avoidance…

13 December 2010 AnaSIM 13 Summary Continuum modeling facilitates high levels of abstraction and physics-based analyses for power integrity Continuum modeling facilitates high levels of abstraction and physics-based analyses for power integrity True-electromagnetic simulations feasible True-electromagnetic simulations feasible Simulation speed permits “what-if” expts. Simulation speed permits “what-if” expts. Chip resource optimization prior to place and route / physical design Chip resource optimization prior to place and route / physical design Facilitates low power/energy design Facilitates low power/energy design

Download ppt "Continuum Simulation for Power Integrity Analysis Raj Nair Dec. 16, 2010."

Similar presentations

Power Delivery Network Optimization for Low Power SoC

Power Delivery Network Optimization for Low Power SoC
Packaging.

Packaging.
Single Electron Devices Single-electron Transistors

Single Electron Devices Single-electron Transistors
Constraint Driven I/O Planning and Placement for Chip-package Co-design Jinjun Xiong, Yiuchung Wong, Egino Sarto, Lei He University of California, Los.

Constraint Driven I/O Planning and Placement for Chip-package Co-design Jinjun Xiong, Yiuchung Wong, Egino Sarto, Lei He University of California, Los.
Capacitors1 THE NATURE OF CAPACITANCE All passive components have three electrical properties Resistance, capacitance and inductance Capacitance is a measure.

Capacitors1 THE NATURE OF CAPACITANCE All passive components have three electrical properties Resistance, capacitance and inductance Capacitance is a measure.
 Product design optimization Process optimization Reduced experimentation Physical system Process model Product model Product Market need Multiscale Modeling.

 Product design optimization Process optimization Reduced experimentation Physical system Process model Product model Product Market need Multiscale Modeling.
Power Integrity Analysis and Optimization in the Substrate Design Harini M, Zakir H, Sukumar M.

Power Integrity Analysis and Optimization in the Substrate Design Harini M, Zakir H, Sukumar M.
Introduction to CMOS VLSI Design Lecture 20: Package, Power, and I/O

Introduction to CMOS VLSI Design Lecture 20: Package, Power, and I/O
The transmission line circuit block used in Cadence Major Blocks and Peak Detector Sections of Channel Equalization Techniques for Ethernet Communication.

The transmission line circuit block used in Cadence Major Blocks and Peak Detector Sections of Channel Equalization Techniques for Ethernet Communication.
Microwave Interference Effects on Device,

Microwave Interference Effects on Device,
LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.

LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.
A Fast Evaluation of Power Delivery System Input Impedance of Printed Circuit Boards with Decoupling Capacitors Jin Zhao Sigrity Inc.

A Fast Evaluation of Power Delivery System Input Impedance of Printed Circuit Boards with Decoupling Capacitors Jin Zhao Sigrity Inc.
Machine Learning in Simulation-Based Analysis 1 Li-C. Wang, Malgorzata Marek-Sadowska University of California, Santa Barbara.

Machine Learning in Simulation-Based Analysis 1 Li-C. Wang, Malgorzata Marek-Sadowska University of California, Santa Barbara.
2013 DAC Designer/User Track Presentation Inductor Design for Global Resonant Clock Distribution in a 28-nm CMOS Processor Visvesh Sathe 3, Padelis Papadopoulos.

2013 DAC Designer/User Track Presentation Inductor Design for Global Resonant Clock Distribution in a 28-nm CMOS Processor Visvesh Sathe 3, Padelis Papadopoulos.
Dose Map and Placement Co-Optimization for Timing Yield Enhancement and Leakage Power Reduction Kwangok Jeong, Andrew B. Kahng, Chul-Hong Park, Hailong.

Dose Map and Placement Co-Optimization for Timing Yield Enhancement and Leakage Power Reduction Kwangok Jeong, Andrew B. Kahng, Chul-Hong Park, Hailong.
Power Integrity: A Nanoscale VLSI Challenge Raj Nair, Anasim Corporation Oct. 2, 2008.

Power Integrity: A Nanoscale VLSI Challenge Raj Nair, Anasim Corporation Oct. 2, 2008.
University of California San Diego

University of California San Diego
Ch4 Electronic Components Circuit/Schematic Symbols.

Ch4 Electronic Components Circuit/Schematic Symbols.
EE414 VLSI Design Design Metrics in Design Metrics in VLSI Design [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

EE414 VLSI Design Design Metrics in Design Metrics in VLSI Design [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.

Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.

Similar presentations

Ads by Google