Presentation is loading. Please wait.

Presentation is loading. Please wait.

32-BIT ADDER FOR LOW VOLTAGE OPERATION WITH LEVEL CONVERTERS PRIYADHARSHINI S.

Published byVivien Maxwell Modified over 8 years ago

Similar presentations

Presentation on theme: "32-BIT ADDER FOR LOW VOLTAGE OPERATION WITH LEVEL CONVERTERS PRIYADHARSHINI S."— Presentation transcript:

1 32-BIT ADDER FOR LOW VOLTAGE OPERATION WITH LEVEL CONVERTERS PRIYADHARSHINI S

2 OBJECTIVES To reduce power consumption in a 32-bit adder circuit by reducing the voltage of operation To study the effect of voltage reduction on the delay of the circuit To identify an optimal voltage of operation at which the power-delay product is low To design a level converter to make the circuit compatible with other circuits 2

3 TOOLS USED ModelSim: To verify the functionality of the circuit Leonardo Spectrum: To synthesize the verilog gate level netlist MATLAB: To synthesize the netlist compatible with PowerSim Design Architect: To obtain the transistor level design of gates LTSpice: To evaluate the delays of individual gates PowerSim: To assess the performance of the circuit at different voltages 3

4 VHDL behavioral file (adder.vhd) Leonardo Spectrum Verilog gate level netlist – 180nm (adder.v) MATLAB conversion code Rutgers Mode compatible netlist (adder.myrutmod) Input vectors file (generated by randomgen.cpp) Technology file 45nm Powersim (executable file from.cpp files) Delay file (.randlf) Gate-wise simulation in LTSPICE Outputs ModelSim (functional verification) PowerSim Tutorial – Manish Kulkarni http://www.eng.auburn.edu/~vagrawal/COURSE/E6270_Spr09/course.html 4

5 LOW VOLTAGE OPERATION I = K (V GS - V T ) 2 / 2 R α 1/I Resistance increases as voltage reduces Time constant = RC Delay increases as voltage decreases 5 0V

6 LOW VOLTAGE OPERATION Dynamic Power = αCV 2 Dynamic Power reduces with voltage reduction Gonzalez, R., Gordon, B.M., Horowitz, M.A., Supply and Threshold Voltage Scaling for Low Power CMOS, IEEE Journal of Solid-State Circuits, Aug 1997, Volume 32, Issue 8 http://www.eng.auburn.edu/~vagrawal/COURSE/E6270_Spr09/course.h tmlhttp://www.eng.auburn.edu/~vagrawal/COURSE/E6270_Spr09/course.h tml - Lecture 4 Power Dissipation of CMOS circuits 6

7 POWER CALCULATION Dynamic power α V 2 f Power = kV 2 /T At a voltage of 1.1 V (normal operation) ▫Dynamic power = 232.72 µW ▫T = 650 ps ▫=> k = 0.125 p mho Power = 0.125 V 2 /T pW 7

8 DELAY CALCULATION Delay = K V/ (V – V th ) α At 1.1 V, Delay = 625 ps At 1.0 V, Delay= 640 ps ▫K = 420 ps ▫α = 0.73 Delay = 420 V/ (V – V th ) 0.73 Gonzalez, R., Gordon, B.M., Horowitz, M.A., Supply and Threshold Voltage Scaling for Low Power CMOS, IEEE Journal of Solid-State Circuits, Aug 1997, Volume 32, Issue 8 8

9 DYNAMIC POWER in adder circuit(µW) From Simulation Calculated value % decrease in power 1.1 V232.72 - 1.0 V200.61192.3313.56 0.9 V142.47135.0238.38 0.8 V89.8684.2260.86 0.7 V51.4547.1277.26 0.6 V27.1125.0087.66 0.5 V11.2710.4294.43 0.4 V3.943.6497.56 9

10 DELAY in adder circuit (ps) From Simulation Calculated value % increase in delay 1.1 V625 - 1.0 V640 2.4 0.9 V72766516.32 0.8 V93270649.12 0.7 V1263784102.11 0.6 V1775955.48184 0.5 V27281616336.48 0.4 V5110-717.6 10

11 CIRCUIT SETUP 11 ADDER CIRCUIT VDD_L LOW TO HIGH CONVERTER VDD_LVDD_H HIGH TO LOW CONVERTER VDD_H VDD_L

12 HIGH TO LOW converter – not required 12 1.1 V Can turn off PMOS and can turn on NMOS 0.5V 1.1 V Will not turn off PMOS V GS < V th for PMOS to be turned on V thp = -0.43 V

13 LEVEL CONVERTER 13

14 LEVEL CONVERTER OPERATION 14 Level Converter for CMOS 3V to from 5V United States Patent [19] Masaki et al. Patent Number: 5,680,064 Date of Patent: Oct. 21, 1997

15 RESULTS 1.1 V1.0 V0.9 V0.8 V0.7 V0.6 V0.5 V0.4 V Average power (µW)467.9404.5288.38183.2106.457.726.111.4 Power per converter (nW) -58.552.548.847464544 Total power (µW)467.9406.42290.11184.77107.9559.2627.5412.86 %decrease in power-13.1538.0160.5276.9387.3494.1297.25 Adder delay (ps)6256407279321263177527285110 Converter delay (ps)-75971251722606583494 Total Delay (ps)62571582410571435203533868604 %increase in delay-11.7228.7565.16124.22217.97429.061244.38 Power-Delay product (pWs) 0.29 0.230.190.150.120.090.11 15 Number of gates in adder =128 Approximate increase in area = 25.78%

16 16

17 CONCLUSION The adder circuit can be operated at 0.5V in order to minimize power Parameters other than power-delay product should be considered to decide on the operating voltage 17

18 FUTURE WORK Evaluating performance of circuit with a few chains of gates operating at low voltages Lowering power by introducing low-threshold transistors in non-critical paths 18

19 REFERENCES Gonzalez, R., Gordon, B.M., Horowitz, M.A., Supply and Threshold Voltage Scaling for Low Power CMOS, IEEE Journal of Solid-State Circuits, Aug 1997, Volume 32, Issue 8 Anantha P. Chandrakasan, Samuel Sheng, Robert W. Brodersen, Low- Power CMOS Digital Design, IEEE Journal of Solid-State Circuits, Volume 27, No.4, April 1992 Masaki et al., Level Converter for CMOS 3V to from 5V, United States Patent [19] Patent Number: 5,680,064 Date of Patent: Oct. 21, 1997 Kiat-Seng Yeo, Kaushik Roy, Low-Voltage, Low-Power VLSI Subsystems, McGraw Hill Class lectures 19

20 THANK YOU 20

Download ppt "32-BIT ADDER FOR LOW VOLTAGE OPERATION WITH LEVEL CONVERTERS PRIYADHARSHINI S."

Similar presentations

EVALUATION OF A CIRCUIT PATH DELAY TUNING TECHNIQUE FOR NANOMETER CMOS Advisor: Dr. Adit D. Singh Committee members: Dr. Vishwani D. Agrawal and Dr. Victor.

EVALUATION OF A CIRCUIT PATH DELAY TUNING TECHNIQUE FOR NANOMETER CMOS Advisor: Dr. Adit D. Singh Committee members: Dr. Vishwani D. Agrawal and Dr. Victor.
Digital to Analog Converter By Rushabh Mehta Manthan Sheth.

Digital to Analog Converter By Rushabh Mehta Manthan Sheth.
October 2nd 2013 1 Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.

October 2nd Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.
Elettronica T A.A. 2010-2011 Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/201331 ST IEEE VLSI.

Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/ ST IEEE VLSI.
Fall 06, Sep 19, 21 ELEC5270-001/6270-001 Lecture 6 1 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,

Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,
10/27/05ELEC 5970-001/6970-001 Lecture 161 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

10/27/05ELEC / Lecture 161 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Aug 23, ‘021Low-Power Design Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Vishwani D. Agrawal Agere Systems,

Aug 23, ‘021Low-Power Design Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Vishwani D. Agrawal Agere Systems,
Aug 31, '02VDAT'02: Low-Power Design1 Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Tezaswi Raja, Rutgers.

Aug 31, '02VDAT'02: Low-Power Design1 Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Tezaswi Raja, Rutgers.
Dec. 1, 2005ELEC 6970-001 Class Presentation1 Impact of Pass-Transistor Logic (PTL) on Power, Delay and Area Kalyana R Kantipudi ECE Department Auburn.

Dec. 1, 2005ELEC Class Presentation1 Impact of Pass-Transistor Logic (PTL) on Power, Delay and Area Kalyana R Kantipudi ECE Department Auburn.
Low Voltage Sequential Circuit With a Ring Oscillator Clock ELEC 6270 Low power design of Electronic Circuits Spring, 2009 Presented by Mridula Allani.

Low Voltage Sequential Circuit With a Ring Oscillator Clock ELEC 6270 Low power design of Electronic Circuits Spring, 2009 Presented by Mridula Allani.
August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.

August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.
Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.

Spring 07, Feb 20 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Reducing Power through Multicore Parallelism Vishwani.
9/08/05ELEC5970-001/6970-001 Lecture 51 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

9/08/05ELEC / Lecture 51 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Nov. 8, 001Low-Power Design Digital Circuit Design for Minimum Transient Energy Vishwani D. Agrawal Circuits and Systems Research Lab, Agere Systems (Bell.

Nov. 8, 001Low-Power Design Digital Circuit Design for Minimum Transient Energy Vishwani D. Agrawal Circuits and Systems Research Lab, Agere Systems (Bell.
May 28, 2003Minimum Dynamic Power CMOS1 Minimum Dynamic Power CMOS Circuits Vishwani D. Agrawal Rutgers University, Dept. of ECE Piscataway, NJ 08854

May 28, 2003Minimum Dynamic Power CMOS1 Minimum Dynamic Power CMOS Circuits Vishwani D. Agrawal Rutgers University, Dept. of ECE Piscataway, NJ 08854
Fall 2006, Oct. 5 ELEC 5270-001/6270-001 Lecture 8 1 ELEC 5270-001/6270-001(Fall 2006) Low-Power Design of Electronic Circuits Glitch-Free ASICs and Custom.

Fall 2006, Oct. 5 ELEC / Lecture 8 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Glitch-Free ASICs and Custom.
Characterization of a CMOS cell library for low-voltage operation

Characterization of a CMOS cell library for low-voltage operation
11/29/2007ELEC 6270-001 Class Project Presentation1 LOW VOLTAGE OPERATION OF A 32-BIT ADDER USING LEVEL CONVERTERS Mohammed Ashfaq Shukoor ECE Department.

11/29/2007ELEC Class Project Presentation1 LOW VOLTAGE OPERATION OF A 32-BIT ADDER USING LEVEL CONVERTERS Mohammed Ashfaq Shukoor ECE Department.

Similar presentations

Ads by Google