Presentation is loading. Please wait.

Presentation is loading. Please wait.

2009-1027-1140 Copyright © 2009 D. J. Lu 1 The PARA Project things really do go bump in the night Davia J. Lu names and trademarks are property of their.

Published byBrianna Gonzalez Modified over 10 years ago

Similar presentations

Presentation on theme: "2009-1027-1140 Copyright © 2009 D. J. Lu 1 The PARA Project things really do go bump in the night Davia J. Lu names and trademarks are property of their."— Presentation transcript:

1 2009-1027-1140 Copyright © 2009 D. J. Lu 1 The PARA Project things really do go bump in the night Davia J. Lu names and trademarks are property of their respective owners

2 2009-1027-1140Copyright © 2009 D. J. Lu2 Temporary Failures Experiment CRCPARA partners contractors CRC

3 2009-1027-1140Copyright © 2009 D. J. Lu3 Legacy [ McCluskey & Wakerly, Compcon 1981 ] [ McCluskey & Wakerly, Compcon 1981 ] [ Cortes, McCluskey, et al., ISSCC 1986 ] [ Cortes, McCluskey, et al., ISSCC 1986 ] more information more information available on-line available on-line [ Cortes & McCluskey, ISCAS 1986 ] [ Cortes & McCluskey, ISCAS 1986 ] [ Wagner & McCluskey, ICCAD 1985 ] [ Wagner & McCluskey, ICCAD 1985 ] critical paths versus power voltage critical paths versus power voltage possible reduced speed delay test possible reduced speed delay test citations in http://scholar.google.com citations in http://scholar.google.com

4 2009-1027-1140Copyright © 2009 D. J. Lu4 Spooks Phantom Power Phantom Power array failed at speed, worked step/slow array failed at speed, worked step/slow outputs were weak, VCC and GND too outputs were weak, VCC and GND too optical PCB fab cut off area under PGA! optical PCB fab cut off area under PGA! CMOS stealing power thru ESD diodes! CMOS stealing power thru ESD diodes! Nocturnal Bumps Nocturnal Bumps no errors logged during the daytime runs no errors logged during the daytime runs something hit the building power at night! something hit the building power at night!

5 2009-1027-1140Copyright © 2009 D. J. Lu5 Off Campus

Download ppt "2009-1027-1140 Copyright © 2009 D. J. Lu 1 The PARA Project things really do go bump in the night Davia J. Lu names and trademarks are property of their."

Similar presentations

Sorting Really Big Files Sorting Part 3. Using K Temporary Files Given  N records in file F  M records will fit into internal memory  Use K temp files,

Sorting Really Big Files Sorting Part 3. Using K Temporary Files Given  N records in file F  M records will fit into internal memory  Use K temp files,
LED Display. LED Typical LED forward bias voltage: 1.5 to 2.0 V Typical currents needed to light LED range from 2 to 15 mA.

LED Display. LED Typical LED forward bias voltage: 1.5 to 2.0 V Typical currents needed to light LED range from 2 to 15 mA.
1 Voltage Translation Clamps ASIA MARKETING DEVELOPMENT Samuel Lin Standard Logic 2012/Q1.

1 Voltage Translation Clamps ASIA MARKETING DEVELOPMENT Samuel Lin Standard Logic 2012/Q1.
Robust Low Power VLSI R obust L ow P ower VLSI Sub-threshold Sense Amplifier (SA) Compensation Using Auto-zeroing Circuitry 01/21/2014 Peter Beshay Department.

Robust Low Power VLSI R obust L ow P ower VLSI Sub-threshold Sense Amplifier (SA) Compensation Using Auto-zeroing Circuitry 01/21/2014 Peter Beshay Department.
Chapter 20 Benchmarking.

Chapter 20 Benchmarking.
Violations Family Feud Style Created by Seané M. Taylor 2008.

Violations Family Feud Style Created by Seané M. Taylor 2008.
This courseware is copyrighted © 2011 gtslearning. No part of this courseware or any training material supplied by gtslearning International Limited to.

This courseware is copyrighted © 2011 gtslearning. No part of this courseware or any training material supplied by gtslearning International Limited to.
A 600MS/s 30mW 0.13µm CMOS ADC Array Achieving over 60dB SFDR with Adaptive Digital Equalization Time-interleaved ADC array –High sampling rate, low power.

A 600MS/s 30mW 0.13µm CMOS ADC Array Achieving over 60dB SFDR with Adaptive Digital Equalization Time-interleaved ADC array –High sampling rate, low power.
HIGH-SPEED VLSI TESTING WITH SLOW TEST EQUIPMENT Vishwani D. Agrawal Agere Systems Processor Architectures and Compilers Research Murray Hill, NJ 07974.

HIGH-SPEED VLSI TESTING WITH SLOW TEST EQUIPMENT Vishwani D. Agrawal Agere Systems Processor Architectures and Compilers Research Murray Hill, NJ
Презентація за розділом “Гумористичні твори”

Презентація за розділом “Гумористичні твори”
Центр атестації педагогічних працівників 2014

Центр атестації педагогічних працівників 2014
Галактики і квазари.

Галактики і квазари.
Характеристика ІНДІЇ.

Характеристика ІНДІЇ.
Процюк Н.В. вчитель початкових класів Боярської ЗОШ І – ІІІ ст №4

Процюк Н.В. вчитель початкових класів Боярської ЗОШ І – ІІІ ст №4
Measurement at -5 and -10 C Leakage current and depletion voltage of the irradiated chips were measured at -5 C and -10 C.

Measurement at -5 and -10 C Leakage current and depletion voltage of the irradiated chips were measured at -5 C and -10 C.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,

01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
1 OUTPUT Pad and Driver. 2 CLOCK DRIVER 3 Buffering S = scaling or tapering factor CL = S N+1 Cg ……………… All inverters have identical delay of t o = delay.

1 OUTPUT Pad and Driver. 2 CLOCK DRIVER 3 Buffering S = scaling or tapering factor CL = S N+1 Cg ……………… All inverters have identical delay of t o = delay.
Robust Low Power VLSI ECE 7502 S2015 Minimum Supply Voltage and Very- Low-Voltage Testing ECE 7502 Class Discussion Elena Weinberg Thursday, April 16,

Robust Low Power VLSI ECE 7502 S2015 Minimum Supply Voltage and Very- Low-Voltage Testing ECE 7502 Class Discussion Elena Weinberg Thursday, April 16,
Voltage, V Voltage tells us how hard a positive charge is pushed between two different points. Something, such as a battery, is needed to create a voltage.

Voltage, V Voltage tells us how hard a positive charge is pushed between two different points. Something, such as a battery, is needed to create a voltage.

Similar presentations

Ads by Google