Presentation is loading. Please wait.

Presentation is loading. Please wait.

A Tutorial on Battery Simulation - Matching Power Source to Electronic System Manish Kulkarni and Vishwani D. Agrawal Auburn University Auburn, AL 36849,

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "A Tutorial on Battery Simulation - Matching Power Source to Electronic System Manish Kulkarni and Vishwani D. Agrawal Auburn University Auburn, AL 36849,"— Presentation transcript:

1 A Tutorial on Battery Simulation - Matching Power Source to Electronic System Manish Kulkarni and Vishwani D. Agrawal Auburn University Auburn, AL 36849, USA mmk0002@auburn.edummk0002@auburn.edu, vagrawal@eng.auburn.eduvagrawal@eng.auburn.edu VDAT10, July 8, 20101Kulkarni & Agrawal

2 Contents Introduction Powering an electronic system Statement of the battery problem Power subsystem, components, characteristics A Design Example Circuit simulation for critical path delay and battery current Battery simulation for lifetime and efficiency Finding the smallest battery for required system performance Finding battery for lifetime requirement Finding minimum energy mode Summary VDAT10, July 8, 2010Kulkarni & Agrawal2

3 Introduction: Powering a System VDAT10, July 8, 2010Kulkarni & Agrawal3 VBVB +_+_ RBRB VLVL RLRL ILIL AHr (capacity) Ideal lifetime = AHr/I L = AHr.R B (1 + R L /R B ) / V B Power supplied to load, P L = I L 2 R L = (V B 2 /R B )(R L /R B ) / (1+ R L /R B ) 2 Efficiency = P L / Battery Power = (1+ R B /R L ) –1

4 Lifetime, Power and Efficiency VDAT10, July 8, 2010Kulkarni & Agrawal4 1.0 0.8 0.6 0.4 0.2 0.0 Efficiency or Power 0 1 2 3 4 5 6 7 8 R L /R B Lifetime (x AHr.R B /V B ) 10 8 6 4 2 0 Lifetime Efficiency P L x V B 2 /(4R B )

5 Problem Statement Battery problem Battery should be capable of supplying power (current) for required system performance. Battery should meet the lifetime (time between replacement or recharge) requirement. How to extend the lifetime of selected battery. Solution Determine minimum battery size for efficiency ≥ 85% Increase battery size over the minimum size to meet lifetime requirement. Determine a lower performance mode with maximum lifetime. VDAT10, July 8, 2010Kulkarni & Agrawal5

6 Power Subsystem of an Electronic System VDAT10, July 8, 2010Kulkarni & Agrawal6

7 Some Characteristics Lithium-ion battery Open circuit voltage: 4.2V, unit cell 400mAHr, for efficiency ≥ 85%, current ≤ 1.2A Discharged battery voltage ≤ 3.0V DC-to-DC converter Supplies VDD to circuit, VDD ≤ 1V for nanometer technologies. VDD control for energy management. Decoupling capacitor(s) provide smoothing of time varying current of the circuit. VDAT10, July 8, 2010Kulkarni & Agrawal7

8 DC-to-DC Buck (Step-Down) Converter Components: switch, diode, inductor, capacitor. Switch control: pulse width modulated (PWM) signal. V out = D · V in, D is duty cycle of PWM control signal. References: M. Pedram and Q. Wu, “Design Considerations for Battery-Powered Electronics,” Proc. 36th Design Automation Conference, June 1999, pp. 861–866. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, and R. Scarsi, “A Discrete-Time Battery Model for High-Level Power Estimation,” Proc. Conference on Design, Automation and Test in Europe, Mar. 2000, pp. 35–41. Power Supply Circuits, Application Note 2031, Maxim Integrated Products, Oct. 19, 2000, http://pdfserv.maxim- ic.com/en/an/AN2031.pdfhttp://pdfserv.maxim- ic.com/en/an/AN2031.pdf VDAT10, July 8, 2010Kulkarni & Agrawal8

9 A DC-to-DC Buck Converter VDAT10, July 8, 2010Kulkarni & Agrawal9 V in V out PWM control; duty cycle determines V out

10 A Design Example 70 million gate circuit. Critical path: 32bit ripple-carry adder (RCA) 352 NAND gates (2 or 3 inputs), 1,472 transistors. 45nm bulk CMOS technology. Three-step design procedure: Circuit characterization – current and delay vs. VDD; find average current for peak performance. Battery lifetime simulation – minimum battery size for efficiency ≥ 85% at peak performance; battery size for lifetime requirement. Minimum energy mode – maximum lifetime VDD and clock frequency. VDAT10, July 8, 2010Kulkarni & Agrawal10

11 Critical Path Simulation Simulation model: 45nm bulk CMOS, predictive technology model (PTM), http://ptm.asu.edu/http://ptm.asu.edu/ Simulator: Synopsys HSPICE, www.synopsys.com/Tools/Verification/AMSVeri fication/CircuitSimulation/HSPICE/Documents/ hspice ds.pdf www.synopsys.com/Tools/Verification/AMSVeri fication/CircuitSimulation/HSPICE/Documents/ hspice ds.pdf VDAT10, July 8, 2010Kulkarni & Agrawal11

12 Hspice Simulation of 32-Bit RCA, VDD = 0.9V VDAT10, July 8, 2010Kulkarni & Agrawal12 Critical path vectors 2ns Average total current, I circuit = 74.32μA, Leakage current = 1.108μA 100 random vectors including critical path vectors

13 Hspice Simulation of 32-Bit RCA, VDD = 0.3V VDAT10, July 8, 2010Kulkarni & Agrawal13 Average total current, I circuit = 0.2563μA, Leakage current = 0.092μA Critical path vectors 200ns 100 random vectors including critical path vectors

14 Finding Battery Current, I Batt Assume 32-bit ripple carry adder (RCA) with about 350 gates represents circuit activity for the entire system. Total current for 70 million gate circuit, I circuit = (average current for RCA) x 200,000 DC-to-DC converter translates VDD to 4.2V battery voltage; assuming 100% conversion efficiency, I Batt = I circuit x VDD/4.2 Example: Hspice simulation of RCA: 100 random vectors, VDD = 0.9V, vector period = 2ns, average current = 74.32 μA, I batt = 3.18A VDAT10, July 8, 2010Kulkarni & Agrawal14

15 Delay and Current vs. VDD VDAT10, July 8, 2010Kulkarni & Agrawal15 ~ 2ns (500MHz) 3.18A

16 Battery Simulation Model VDAT10, July 8, 2010Kulkarni & Agrawal16 Lithium-ion battery, unit cell capacity: N = 1 (400mAHr) Battery sizes, N = 2 (800mAHr), N = 3 (1.2AHr), etc. M. Chen and G. A. Rincón-Mora, “Accurate Electrical Battery Model Capable of Predicting Runtime and I-V Performance,” IEEE Transactions on Energy Conversion, vol. 21, no. 2, pp. 504–511, June 2006.

17 Lifetime from Battery Simulation VDAT10, July 8, 2010Kulkarni & Agrawal17 1008s

18 Finding Battery Efficiency Consider: 1.2AHr battery I Batt = 3.6A Ideal efficiency = 1.2AHr/3.6A = 1/3 hour (1200s) Actual lifetime from simulation = 1008s Efficiency=(Actual lifetime)/(Ideal lifetime) =1008/1200 =0.84 or 84% VDAT10, July 8, 2010Kulkarni & Agrawal18

19 Battery Efficiency vs. Size VDAT10, July 8, 2010Kulkarni & Agrawal19

20 Minimum Battery Size Consider a performance requirement of 500MHz clock, critical path delay ≤ 2ns. Circuit simulation gives, VDD = 0.9V and I Batt = 3.18A. From battery efficiency simulation, for efficiency ≥ 85%, battery capacity should not be less than 1.2AHr, i.e., three-cell (N=3) Li-ion battery. VDAT10, July 8, 2010Kulkarni & Agrawal20

21 Battery Lifetime Requirement Suppose battery lifetime for the system is to be at least one hour. For smallest battery, size N = 3 (1.2AHr), I Batt = 3.18A, efficiency ≈ 93%, Lifetime = 0.93 x 1.2/3.18 = 0.35 hour For 1 hour lifetime, battery size N = 3/0.35 = 8.57 ≈ 9. We should use a 9 cell (3.6AHr) battery. VDAT10, July 8, 2010Kulkarni & Agrawal21

22 Minimum Energy Operation A meaningful measure of the work done by the battery is its lifetime in terms of clock cycles. For each VDD in the range of valid operation, i.e., VDD = 0.1V to 0.9V, we calculate lifetime using circuit delay and battery efficiency obtained from Hspice simulation. Minimum energy operation maximizes the lifetime in clock cycles. VDAT10, July 8, 2010Kulkarni & Agrawal22

23 Minimum Energy Operation VDAT10, July 8, 2010Kulkarni & Agrawal23 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 Lifetime (x10 12 cycles) 16 14 12 10 8 6 4 2 0 Battery capacity 3.6AHr Battery capacity 1.2AHr VDD (volts)

24 Summary Battery size VDD = 0.9V, 500MHzVDD = 0.3V, 5MHz Effici. % Lifetime Effici. % Lifetime NAHr x10 3 seconds x10 11 cycles x10 6 seconds x10 11 cycles 31.2931.2637.03100+1.23448.60 93.61034.19822.80100+3.894150.30 VDAT10, July 8, 2010Kulkarni & Agrawal24 seven-times 1.Battery size should match the current need and satisfy the lifetime requirement of the system: (a) Undersize battery has poor efficiency. (b) Oversize battery is bulky and expensive. 2Minimum energy mode can significantly increase battery lifetime.

Download ppt "A Tutorial on Battery Simulation - Matching Power Source to Electronic System Manish Kulkarni and Vishwani D. Agrawal Auburn University Auburn, AL 36849,"

Similar presentations

Solar Array & Maximum Power Point Tracker Group Senior Design Project 2003 Stephanie Chin Jeanell Gadson Katie Nordstrom Advisor: Karen Panetta.

Solar Array & Maximum Power Point Tracker Group Senior Design Project 2003 Stephanie Chin Jeanell Gadson Katie Nordstrom Advisor: Karen Panetta.
M2-3 Buck Converter Objective is to answer the following questions: 1.How does a buck converter operate?

M2-3 Buck Converter Objective is to answer the following questions: 1.How does a buck converter operate?
October 2nd 2013 1 Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.

October 2nd Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.
DC Choppers 1 Prof. T.K. Anantha Kumar, E&E Dept., MSRIT

DC Choppers 1 Prof. T.K. Anantha Kumar, E&E Dept., MSRIT
Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.

Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.
5/9/2015 A 32-bit ALU with Sleep Mode for Leakage Power Reduction Manish Kulkarni Department of Electrical and Computer Engineering Auburn University,

5/9/2015 A 32-bit ALU with Sleep Mode for Leakage Power Reduction Manish Kulkarni Department of Electrical and Computer Engineering Auburn University,
Instructor: Po-Yu Kuo (郭柏佑) 國立雲林科技大學 電子工程系

Instructor: Po-Yu Kuo (郭柏佑) 國立雲林科技大學 電子工程系
7. Introduction to DC/DC Converters

7. Introduction to DC/DC Converters
Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/201331 ST IEEE VLSI.

Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/ ST IEEE VLSI.
DC Choppers 1 Prof. T.K. Anantha Kumar, E&E Dept., MSRIT

DC Choppers 1 Prof. T.K. Anantha Kumar, E&E Dept., MSRIT
Polynomial-Time Algorithms for Designing Dual-Voltage Energy Efficient Circuits Master’s Thesis Defense Mridula Allani Advisor : Dr. Vishwani D. Agrawal.

Polynomial-Time Algorithms for Designing Dual-Voltage Energy Efficient Circuits Master’s Thesis Defense Mridula Allani Advisor : Dr. Vishwani D. Agrawal.
Energy Source Lifetime Optimization for a Digital System through Power Management Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor.

Energy Source Lifetime Optimization for a Digital System through Power Management Advisor: Dr. Vishwani Agrawal Committee: Dr. Adit Singh and Dr. Victor.
Architectural Power Management for Battery Lifetime Optimization in Portable Systems Department of Electrical and Computer Engineering Auburn University,

Architectural Power Management for Battery Lifetime Optimization in Portable Systems Department of Electrical and Computer Engineering Auburn University,
Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,

Energy Source Lifetime Optimization for a Digital System through Power Management Department of Electrical and Computer Engineering Auburn University,
Aug 23, ‘021Low-Power Design Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Vishwani D. Agrawal Agere Systems,

Aug 23, ‘021Low-Power Design Minimum Dynamic Power Design of CMOS Circuits by Linear Program Using Reduced Constraint Set Vishwani D. Agrawal Agere Systems,
August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.

August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.
Characterization of a CMOS cell library for low-voltage operation

Characterization of a CMOS cell library for low-voltage operation
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 13 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 13 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino.
Fall 06, Sep 14 ELEC5270-001/6270-001 Lecture 5 1 ELEC 5270-001/6270-001 (Fall 2006) Low-Power Design of Electronic Circuits (Formerly ELEC 5970-003/6970-003)

Fall 06, Sep 14 ELEC / Lecture 5 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (Formerly ELEC / )
Fundamentals of Power Electronics 1 Chapter 20: Quasi-Resonant Converters Chapter 20 Quasi-Resonant Converters Introduction 20.1The zero-current-switching.

Fundamentals of Power Electronics 1 Chapter 20: Quasi-Resonant Converters Chapter 20 Quasi-Resonant Converters Introduction 20.1The zero-current-switching.

Similar presentations

Ads by Google