1. パイプライン化してない PICO ALU ｐｃ ir register file mar mdr Address busData bus Memory Controller

2. PICO のパイプライン構造 Instruction Memory ＋ Data Memory ALU 2 IFRF EXWB IFPC RFPC IFIRRFIR wadr rega regb regc a b c Imm.

3. Instruction Memory ＋ Data Memory ALU 2 IFRF EXWB IFPC RFPC IFIRRFIR wadr rega regb regc a b c Imm. LDLI r1,#1

4. Instruction Memory ＋ Data Memory ALU 2 IFRF EXWB IFPC RFPC IFIRRFIR wadr rega regb regc a b c Imm. LDLI r2,#2LDLI r1,#1

5. Instruction Memory ＋ Data Memory ALU 2 IFRF EXWB IFPC RFPC IFIRRFIR wadr rega regb regc a b c Imm. LDLI r3,#3LDLI r2,#2LDLI r1,#1 1

6. Instruction Memory ＋ Data Memory ALU 2 IFRF EXWB IFPC RFPC IFIRRFIR wadr rega regb regc a b c Imm. ADD r1,#2LDLI r2,#2LDLI r1,#1 2 1 LDLI r3,#3

7. Instruction Memory ＋ Data Memory ALU 2 IFRF EXWB IFPC RFPC IFIRRFIR wadr rega regb regc a b c Imm. ADD r2,r2LDLI r3,#3LDLI r2,#2 3 2 ADD r1,#2

8. Instruction Memory ＋ Data Memory ALU 2 IFRF EXWB IFPC RFPC IFIRRFIR wadr rega regb regc a b c Imm. ADD r2,r2LDLI r3,#3 3 3 ADD r1,#2

9. Instruction Memory ＋ Data Memory ALU 2 IFRF EXWB IFPC RFPC IFIRRFIR wadr rega regb regc a b c Imm. ADD r2,r2 4 3 ADD r1,#2

10. Instruction Memory ＋ Data Memory ALU 2 IFRF EXWB IFPC RFPC IFIRRFIR wadr rega regb regc a b c Imm. ADD r2,r2 4