Download presentation

Presentation is loading. Please wait.

Published byCecilia Shuttleworth Modified about 1 year ago

1
Lab 15 :BCD Counters and Frequency Division: BCD Numbers. MOD 100 BCD Counter.. Slide 2 Slide 3 Slide 4 Slide 5 Frequency Division Frequency Division and the UP-1 board.

2
A BCD number is a Binary Coded Decimal number. It is a 4 bit code used to represent the decimal numerals 0, … 9. The 4 bit numbers above 9 are not used in this number system. Lab 15: BCD Numbers : = = = = = = = = = = bit numbers for 10, 11, … 15 are not used! Converting decimal to BCD: Example: convert 25 to BCD Convert each decimal numeral to BCD Thus 25 = BCD Converting BCD to decimal : Example: convert BCD to decimal. Start at the BCD point and group BCD bits into blocks of four. Convert each block into a BCD number Thus BCD = 197 Slide #2

3
A MOD 100 BCD counter is made up of two 4count symbols. Each 4count symbol is a MOD 10 counter. Here is the first Mod 10 counter. Slide #3 Lab 15: Mod 100 BCD Counter: LDN A B C D CIN DNUP CLRN CLK SETN QA QB QC QD COUT 4count The NAND gate will output a 0 when the feedback condition 10 is reached. This will re-start the counter at Add a second MOD 10 counter. LDN A B C D CIN DNUP CLRN CLK SETN QA QB QC QD COUT 4count 0 Connect the clocks together. Connecting COUT and CIN will not work. COUT of the first counter is 1 when the counter reaches 15. At 15 the first counter signals the CIN of the second counter to count up by one on the next clock pulse. 15 is the terminal count which is never reached by a MOD 10 counter. An AND gate connected to CIN of the second stage is required. The inputs of the AND gate connects to QA and QD of the first counter. QA and QD are 1 when the counter is 9. This is the terminal count for a MOD 10 counter. Start the count at Both NAND gates are 1 and the AND gate is 0 when the count is 0 to 8. The first counter counts the second counter holds 0 because CIN=0. Skip ahead in the count to 8. The NAND gate will output a 1 when the count is 0 to 9. 1 At 9 the AND gate outputs a 1 to CIN.The next clock pulse will create the feedback condition for the first counter. CIN =1 for the second counter means the its count goes to This cycle repeats itself at 19, 29 … The counter counts from 0 to 99 in BCD

4
Lab 15 : Frequency Division: Frequency of a pulse waveform is its pulse rate. A counter halves the frequency of the input clock at each of its outputs. 1 PPS 8 PPS Slide #4 J K Qa >Clk 1 1 Input Qa J K Qb >Clk Qb J K Qc >Clk Qc PPS 4 PPS 2 PPS 1 PPS Mod 8 counter is also called a divide by 8 counter 1 Second

5
Lab 15 : Frequency Division and the UP-1 board: The UP-1 board has a 25,1275,000 PPS oscillator. Connecting a counter to a set of LED’s and clocking the counter at this fast rate would result in a count that would not be distinguishable on the LEDS. All LED’s would appear to be on at the same time. Slide #5 Oscillator 25,175,000 PPS UP-1 >CLK QA QB QC QD The counter requires 16 clock pulses to count from 0 to 15. Each second the oscillator generates 25,175,000 pulses. LED’s are changing so fast that they all appear to be on at the same time. Oscillator 25,175,000 PPS UP-1 >CLK Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q12 Q13 Q14 Q15 Q16 Q17 Q18 Q19 Q20 Q21 Q22 Q23 Q24 Connecting the UP-1 oscillator to a 24 stage counter will divide the frequency down to a rate that is distinguishable on LED’s. Grouping any 4 adjacent outputs creates a MOD 16 counter. Each MOD 16 counter group counts a slower speed. Mod 16counter with a 25,175,000 PPS clock rate. Mod 16 counter with a 12,587,500 PPS clock rate. Mod 16 counter with a 6,293,750 PPS clock rate. Mod 16 counter with a 3,146,875 PPS clock rate. Mod 16 counter with a 48 PPS clock rate. Mod 16 counter with a 24 PPS clock rate. Mod 16 counter with a 12 PPS clock rate. Pulse rates must be less than 30 PPS in order to be distinguishable on LED’s. Visible on LED’s! 24 PPS 12 PPS 6 PPS 3 PPS 1.5 PPS 0.75 PPS

Similar presentations

© 2016 SlidePlayer.com Inc.

All rights reserved.

Ads by Google