Presentation is loading. Please wait.

Presentation is loading. Please wait.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

Published byAllyssa Patchen Modified over 9 years ago

Similar presentations

Presentation on theme: "New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson."— Presentation transcript:

1 New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson Department of Physics and Astronomy, University College London Martin Postranecky, Matthew Warren Poster Number 126 Topical Workshop on Electronics for Particle Physics ( TWEPP-2011 ) Vienna, Austria 26 to 30 Sept. 2011 Digital Atlas Vme Electronics - DAVE - Module DAVE Module ATLAS-SCT have developed a new ATLAS trigger card, 'Digital Atlas Vme Electronics' ( "DAVE" ) The unit was designed to provide a versatile array of interface and logic resources, including a large FPGA and NIM signalling Interfaces to both VME bus and USB hosts Originally planned as replacement for ATLAS-SCT stand-alone trigger & veto logic NIM crate Many more generic features added to the design Re-used ATLAS CTP firmware to exactly duplicate ATLAS running condition Random trigger, simple and complex deadtime, ECR, BCR, etc. are being generated to give exactly the same conditions in standalone running as experienced in combined runs DAVE card thus evolved into a powerful and flexible logic module Potentially useful to all ATLAS subsystems as well as for other non-ATLAS users ( FPGA with NIM I/O, programmable delays ) Firmware is developed in a modular fashion allowing code contributions from interested users Requirements for CTP-like triggers have been implemented Further development will aim to provide ECR generation, source/sink RAM, trigger history and trigger type generation IN TTL/NIM Sel. CLK-IN ECL/NIM Sel. CLK-OUT ECL/NIM Sel. OUT TTL/NIM Sel. Red LED FPGA Prog. Xilinx PROM Prog. FPGA Switch GSI 18x4Mb SRAM Ext. 5V/3A Conn. Spartan3E FPGA Clock MUX/PLL VME Base Address A A 7x Supply Monitor Red LED 3x Supply OK 80.15733MHz XTAL Osc. VME J2 Clk+4 Delay Lines VME J1 Blue LED 4x Supply OK Set Serial No. SER SIL JTAG for FPGA USB Reset Switch Set Mod. Record MR Debug & Download DIL for USB MCU 40-pin DIL HEADER 3x LEDs NIM ECL 12x LEDs 3 3 3 3 3 SHIFT REG. 2 CLKIN0 IN0 IN2 IN6 IN4 CLKIN1 CLKOUT0 OUT0 OUT2 OUT6 OUT4 CLKOUT1 SW 2 2 88 2 2 8 8 NIM ECL NIM TTL NIM TTL HEX SELECT 16-pin AUX. CONNECTOR USB J-TAG X-TAL 80.15733MHz MPX PLL :2 40/80MHz select CLK Master DELAY 4x Slave DELAYS4 4 4 CLKIN select FPGA & PROM 2 8 4 8 16 6 2 16 ( incl. 2x diff. pairs 2V5 LVDS ) SW SERIAL NO. MOD. RECORD SW 24 40-pin DIL BREAK-OUT HEADER (incl. 4x diff. pairs 2V5 LVDS ) 6x POWER 2x GND pins 32 EXT. +5V IN FUSES +3V3 +2V5 +1V8 +1V2 -5V -2V 6x DC-DC VME J1 VME J2 +5V Buffers VME BASE ADDRESS A 16 22 Data 4Mbx18 SRAM Address MP-UCL, 18 August 2011 20x LEMO-00 Buffers All POWER Monitor 8 7 2x LEDs 7 8 8 SHIFT REG. Xilinx Spartan3e XC3S1600E-5FGG400C 7 6x FUSES 4 USB MCU ATLAS SCT Debug & Download DIL for USB MCU Ext. +5V / 3A Power Conn. CLK-IN 2x LEMOs 00 Global Reset Switch ( FPGA, MCU ) 4-pin USBAUX. DIL 16x I/Os FPGA JTAG Prog. MODE Hex Switch. 3x STATUS LEDs ( Programmable ) 3x4 LEDs ( Programm. ) Programm. Reset Switch CLK-OUT 2x LEMOs 00 DATA-IN 8x LEMOs 00 DATA-OUT 8x LEMOs 00 40-pin DIL HEADER VME J1 VME J2 FOR MORE INFORMATION SEE : https://twiki.cern.ch/twiki/bin/viewauth/Atlas/DAVEUserGuide UNIVERSITY OF CAMBRIDGE CTP-like Trigger Module Input Enable Sync Output Enable Map ECR Gen Orbit Gen Fine Delays Mask/ GateDead-time SRAM Random Trig VME/USB Interface On-Board FPGA LEMO I/OLVDS I/OClocks Register Block

Download ppt "New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson."

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.
4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.
XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality.

The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
FX to FX2: A Comparison. Agenda Block diagram Evolution Hardware Firmware Wrap-up.

FX to FX2: A Comparison. Agenda Block diagram Evolution Hardware Firmware Wrap-up.
SCT has developed a new ATLAS trigger card Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 03/05/20111Dave Robinson.

SCT has developed a new ATLAS trigger card Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 03/05/20111Dave Robinson.
Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.
M.J. LeVine1STAR HFT meeting, Sept 27-28, 2011 STAR SSD readout upgrade M. LeVine, R. Scheetz -- BNL Ch. Renard, S. Bouvier -- Subatech J. Thomas -- LBNL.

M.J. LeVine1STAR HFT meeting, Sept 27-28, 2011 STAR SSD readout upgrade M. LeVine, R. Scheetz -- BNL Ch. Renard, S. Bouvier -- Subatech J. Thomas -- LBNL.
ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,

ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.

Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.

Similar presentations

Ads by Google