Presentation is loading. Please wait.

Presentation is loading. Please wait.

Authors: Tong Lin, Kwen-Siong Chong, Joseph S. Chang, and Bah-Hwee Gwee Journal: IEEE Journal of Solid-State Circuits, vol. 48, no. 2, 2013 Presented by:

Similar presentations


Presentation on theme: "Authors: Tong Lin, Kwen-Siong Chong, Joseph S. Chang, and Bah-Hwee Gwee Journal: IEEE Journal of Solid-State Circuits, vol. 48, no. 2, 2013 Presented by:"— Presentation transcript:

1 Authors: Tong Lin, Kwen-Siong Chong, Joseph S. Chang, and Bah-Hwee Gwee Journal: IEEE Journal of Solid-State Circuits, vol. 48, no. 2, 2013 Presented by: Jim Wales Le Zheng Hany Fahmy Bin Wu

2 Outline Wireless Sensor Network Node Architecture Proposed Idea for Low Power Design Action Items

3 Wireless Sensor Network Spatially distributed autonomous sensors Monitor physical or environmental conditions Temperature, sound, etc. Pass their data through the network to a main location Modern networks are bi-directional, also enabling control of sensor activity Applications Battlefield surveillance Industrial process monitoring

4 The WSN is built of "nodes“ a few to several hundreds or even thousands each node is connected to one (or sometimes several) sensors Each such sensor network node has typically several parts a radio transceiver a microcontroller an electronic circuit for interfacing with the sensors an energy source, usually a battery Wireless Sensor Network

5 Node Architecture

6 Proposed Idea for Low Power Design Signal processor accounts for ~50% of total power consumption ‘Sub-threshold Self-Adaptive Scaling’ (SSAVS) Circuits work in sub-threshold region Supply voltage is adjusted dynamically depending on the processing speed required by external environment

7 Proposed Idea for Low Power Design Asynchronous logic implementation Pre-charged Static Logic (PCSL) Superior than existing asynchronous logics in energy, delay and chip area.

8 Background knowledge Understanding WSN Common techniques for WSN lower power design Vdd scaling On/off ratio Clock gating, etc Pre-charged static logic Quasi-delay-insensitive asynchronous logic Action Items

9 Carry out detailed analysis/simulation Evaluate the proposed idea Summarize pros/cons of the paper Potentially propose our own low power design idea Action Items

10 Thank you Q&A


Download ppt "Authors: Tong Lin, Kwen-Siong Chong, Joseph S. Chang, and Bah-Hwee Gwee Journal: IEEE Journal of Solid-State Circuits, vol. 48, no. 2, 2013 Presented by:"

Similar presentations


Ads by Google