Download presentation
Presentation is loading. Please wait.
Published byHarvey May Modified over 9 years ago
1
Prof. Wolfgang Nebel, Prof. Bärbel Mertsching, Prof. Birger Kollmeier PRO-DASP Power Reduction on Digital Audio Signal Processing "PRO-DASP: Verlustleistungsminimierung durch ein Software- Optimierungs-Framework mit einer hierarchischen, zieltechnologieunabhängigen Modulbibliothek für die digitale Audiosignalverarbeitung mit integriertem Gütemaß“ Nikolaus Voß, Universität Hamburg
2
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Structure PRO-DASP cooperation Motivation for our work Design-Framework Module structure and example with results Conclusion
3
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Cooperation I AG EHS Behavioral Power Analysis/Optimization AG MEDI Audio-Algorithms and Quality Assessment AG IMA Macro-Module Library and Design-Flow Verification
4
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Cooperation II Algorithmic Behavioral RT funct. struct. Gate Netlist Layout ORINOCO ® EIS MEDI IMA Macro- Modules & Quality- assessment Synthesis- Flow Flow- Verification
5
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Motivation Existence of commerical power optimization for RTL and below General behavioral estimation/optimization with ORINOCO Specialized behavioral macros for low power audio signal processing
6
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Requirements 1.Multiple algorithmic module levels 2.Variety of transformations 3.Noise tolerance Vast design space Integration of macros into a design- framework
7
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Design-Framework Features: 1.Power optimization on behavioral level 2.Generation of technology independend synthesis code 3.Allows (automatic) optimization on lower levels with other tools 4.Extensive applicability (hearing aids, mobile computing, …) 5.Easy to use
8
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Macro-Module Embedding C++ prototype for simulation/quality assessment and parameter optimization Generates specific (Behavioral-) VHDL implementation Module ORINOCOAudio-TB Hardware Commercial Tools BC, DC, PC, SIM Audio-Data BC-VHDL Constraints
9
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Arithmetic Modules Low-Level modules Can be combined with higher level modules Multiple VHDL implementations possible: 1.Behavioral VHDL for constrained synthesis 2.RTL-VHDL with multiple architectures
10
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Arithmetic Module Hierarchy Arithmetic TL-Module Sign-Mag. B-VHDL RT-VHDL (1 stage) 2-compl.FloatLogarith. RT-VHDL (2 stage) RT-VHDL Netlist
11
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Arithmetic Modules: Signal Stats I
12
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Arithmetic Modules: Signal Stats II
13
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Float-Module: Quality Example: FIR-Lowpass 44.1 kHz, equiripple 10-11 kHZ, 112 Taps Determine parameters for float-module via dynamic range evaluation and 3-AFC Test (AG MEDI)
14
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Float Module: Power Target Tech. UMC 0,18µm 1,8V 100 MHz
15
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 HL-Transformationen I a) Direktform IIb) Symmetr. Koeff.c) HODCMI 1) Hybrid optimal diff. Coeff. For multiplierless implem. (Muhammad & Roy (1997)
16
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 HL-Transformationen II
17
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Conclusion New approach in comparison to existing systems –Noise tolerance through integration of a valid audio quality measure –Multiple algorithmic module levels on the behavioral abstraction level –Optimizing modules embedded in a design-framework
18
Nebel, Mertsching, Kollmeier: PRO-DASP, DFG-Kolloquium 2003 Outlook / Future Work Integration of heuristic/probabilistic methods for module selection Graphical user interface / integration into Matlab/Simulink VLSI chip-design for example algorithm
Similar presentations
© 2025 SlidePlayer.com Inc.
All rights reserved.