Presentation is loading. Please wait.

Presentation is loading. Please wait.

Memory Technology and Interfacing. Stored Program Model Memory Output Input CPU Stored-program computer model.

Similar presentations


Presentation on theme: "Memory Technology and Interfacing. Stored Program Model Memory Output Input CPU Stored-program computer model."— Presentation transcript:

1 Memory Technology and Interfacing

2 Stored Program Model Memory Output Input CPU Stored-program computer model

3 Types of Memory Random-Access Memory (RAM)  Volatile  Store data or programs that can be conveniently reloaded Read-Only Memory (ROM)  Non-volatile  Programming once  store essential programs

4 Random-Access Memory (RAM) Any of its contents may be accessed at any time. (Why this notation is used?) Two technologies are used:  Static RAM (SRAM)  Dynamic RAM (DRAM)

5 Static RAM A static RAM stores a bit of information within a flip-flop. 6-Transistor SRAM Cell bit word

6 Dynamic RAM A DRAM stores a bit of information as a charge. row select bit

7 DRAM vs SRAM DRAM is much higher density (less transistor is used for a cell). DRAM needs to be refreshed every now and then (to prevent memory loss).  Must incorporate with extra (complicated) circuit for refreshing.

8 ROM Technologies Pure ROM PROM (User-Programmable ROM) EPROM (Erasable PROM) EAROM (Electrically-Alterable ROM)

9 Pure ROM A mask-programmed ROM made from manufacturer. High cost – need to be produced for large volumes.

10 PROM Can be programmed (once) by user.  Using PROM programmer. It’s a fusible-link PROM  each cell is fuse (nichrome or polysilicon).  Originally, all rows and columns are connected (logical 0s).  Once a cell is ‘burnt’, it becomes logical 1.  “Grow back” problem  reliability problem. Once programmed, it can not be altered ever again.

11 EPROM Can be reprogrammed a number of times using a programmer machine. Two main types:  UV-erasable  Electrically-erasable

12 EAROM Can be read from and written to. It actually is non-volatile RAM. Now, we use Flash Memory

13 Accessing Memory There must be a control bus for the following operations:  Read data from memory  Write data to memory  Do not access memory

14 ROM Interfacing

15 ROM Read

16 RAM Interfacing

17 Reading from the Memory (RAM)

18 Writing to the Memory

19 Memory Interfacing Design & Memory Map 4K 2 0 =1 2 1 =2 2 2 =4 2 3 =8 2 4 =16 2 5 =32 2 6 =64 2 7 =128 2 8 =256 2 9 =512 2 10 =1024 2 11 =2048 2 12 =4096 2 13 =8192 2 14 =16384 2 15 =32768 2 16 =65536 0000h 0FFFh 1000h 1FFFh 4K 2000h 2FFFh 4K E000h EFFFh F000h EFFFh

20 Use Decoder (i.e. 74138)


Download ppt "Memory Technology and Interfacing. Stored Program Model Memory Output Input CPU Stored-program computer model."

Similar presentations


Ads by Google