Presentation is loading. Please wait.

Presentation is loading. Please wait.

Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor.

Published byIra Harrison Modified over 9 years ago

Similar presentations

Presentation on theme: "Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor."— Presentation transcript:

1 Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor Details Capacitance

2 Last Time Focused on I vs V relationships –Effective resistance –Steady state Penn ESE370 Fall2014 -- DeHon 2

3 Today Capacitance –Model refinement Region Example? Penn ESE370 Fall2014 -- DeHon 3

4 channel gate srcdrain Capacitance First order: looks like a capacitor Today: –Like resistance, it is not constant –Capacitance not just to gnd (drain) Penn ESE370 Fall2014 -- DeHon 4

5 Capacitance Setup Penn ESE370 Fall2014 -- DeHon 5

6 Capacitance Claimed looked like a capacitor to ground …but ground isn’t really one of our terminals –Don’t connect directly to it. –…source and body are often at ground… Penn ESE370 Fall2014 -- DeHon 6

7 Capacitance Four Terminals How many combinations? –4 things taken 2 at a time? Penn ESE370 Fall2014 -- DeHon 7

8 Capacitances GS, GB, GD, SB, DB, SD Penn ESE370 Fall2014 -- DeHon 8

9 Moving Plates? What is distance from gate to conductor? –Depletion? –Strong Inversion? Penn ESE370 Fall2014 -- DeHon 9

10 Capacitance Decomposition Penn ESE370 Fall2014 -- DeHon 10

11 Overlap What is the capacitive implication of gate/src and gate/drain overlap? Penn ESE370 Fall2014 -- DeHon 11

12 Overlap Length of overlap? Penn ESE370 Fall2014 -- DeHon 12

13 Overlap Capacitance Penn ESE370 Fall2014 -- DeHon 13

14 Overlap Capacitance Penn ESE370 Fall2014 -- DeHon 14

15 Capacitance in Strong Inversion (easy case) Looks like parallel plate Gate – Channel –What is C GC ? –What is C GB ? Penn ESE370 Fall2014 -- DeHon 15

16 Capacitance in Strong Inversion Looks like parallel plate Gate – Channel –C GC –C GB =0 Penn ESE370 Fall2014 -- DeHon 16

17 Capacitance in Strong Inversion But channel isn’t a terminal –Split evenly with source and drain Penn ESE370 Fall2014 -- DeHon 17

18 Capacitance in Strong Inversion Add in Overlap capacitance Penn ESE370 Fall2014 -- DeHon 18

19 Channel Evolution Subthreshold Penn ESE370 Fall2014 -- DeHon 19

20 Capacitance Depletion What happens to capacitance here? –Capacitor plate distance? Penn ESE370 Fall2014 -- DeHon 20

21 Capacitance Depletion Capacitance becomes Gate-Body Capacitance drops as Vgs increases toward Vth Penn ESE370 Fall2014 -- DeHon 21

22 Capacitance vs V GS Penn ESE370 Fall2014 -- DeHon 22 C GC C GCS = C GCD C GCB WLC OX 0.5WLC OX

23 Saturation Capacitance? Penn ESE370 Fall2014 -- DeHon 23

24 Saturation Capacitance? Penn ESE370 Fall2014 -- DeHon 24 Source end of channel in inversion Destination end of channel at or below threshold Capacitance shifts to source –Total capacitance reduced

25 Saturation Capacitance Penn ESE370 Fall2014 -- DeHon 25 C GC C GCS C GCD V DS /(V GS -V T ) (2/3)WLC OX WLC OX 0.5WLC OX 01

26 Contact Capacitance Penn ESE370 Fall2014 -- DeHon 26

27 Contact Capacitance n + contacts are formed by doping = diffusion Depletion under contact –Contact-Body capacitance Depletion around perimeter of contact –Also contact-Body capacitance Penn ESE370 Fall2014 -- DeHon 27

28 Contact/Diffusion Capacitance C j – diffusion depletion C jsw – sidewall capacitance L S – length of diffusion Penn ESE370 Fall2014 -- DeHon 28 LSLS

29 Capacitance Roundup C GS =C GCS +C O C GD =C GCD +C O C GB =C GCB C SB =C diff C DB =C diff Penn ESE370 Fall2014 -- DeHon 29

30 One Implication Penn ESE370 Fall2014 -- DeHon 30

31 Step Response? Penn ESE370 Fall2014 -- DeHon 31

32 Step Response Penn ESE370 Fall2014 -- DeHon 32

33 Impact of C GD What does C GD do to the switching response here? –V2 –Vout Penn ESE370 Fall2014 -- DeHon 33

34 Impact of C GD Penn ESE370 Fall2014 -- DeHon 34

35 Idea Capacitance –To every terminal –Voltage dependent Penn ESE370 Fall2014 -- DeHon 35 C GC C GCS C GCB

36 Approach Identify Region Drives governing equations Use to understand operation Penn ESE370 Fall2014 -- DeHon 36

37 Admin HW4 due Thursday Make sure read 3.3 Lecture Friday Midterm 1 on Monday –Ron review on Sunday –No lecture at noon – André office hour –Exam 7-9pm (Towne 303) Penn ESE370 Fall2014 -- DeHon 37

Download ppt "Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 24, 2014 MOS Transistor."

Similar presentations

Penn ESE370 Fall2010 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 29, 2010 MOS Transistors.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 29, 2010 MOS Transistors.
EE466: VLSI Design Lecture 02 Non Ideal Effects in MOSFETs.

EE466: VLSI Design Lecture 02 Non Ideal Effects in MOSFETs.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Lecture 11: MOS Transistor

Lecture 11: MOS Transistor
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Design and Implementation of VLSI Systems (EN1600) lecture07 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.

Design and Implementation of VLSI Systems (EN1600) lecture07 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
CSCE 612: VLSI System Design Instructor: Jason D. Bakos.

CSCE 612: VLSI System Design Instructor: Jason D. Bakos.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective
Lecture 2: CMOS Transistor Theory

Lecture 2: CMOS Transistor Theory
VLSI design Lecture 1: MOS Transistor Theory. CMOS VLSI Design3: CMOS Transistor TheorySlide 2 Outline  Introduction  MOS Capacitor  nMOS I-V Characteristics.

VLSI design Lecture 1: MOS Transistor Theory. CMOS VLSI Design3: CMOS Transistor TheorySlide 2 Outline  Introduction  MOS Capacitor  nMOS I-V Characteristics.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.

© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.

EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.
Penn ESE370 Fall2013 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.

Similar presentations

Ads by Google