Presentation is loading. Please wait.

Presentation is loading. Please wait.

1 Lab7 Design and Implementation. 2 Design Example.

Similar presentations


Presentation on theme: "1 Lab7 Design and Implementation. 2 Design Example."— Presentation transcript:

1 1 Lab7 Design and Implementation

2 2 Design Example

3 3 Computer to D2E Board Print Port

4 4 Boards Interconnection~~ D2E Connect to DIO1 Port A Port B

5 5 Power to D2E Board 變壓 整流器 AC 110V DC 5V

6 6 Create a New Project

7 7 Enter a Name and Location for the Project 1 2 3 4 檔名開頭請勿使用數字或特殊符號並不要使用中文為檔名

8 8 Select Device Family, Package, Device and Speed Grade 1 2

9 9 Create a New Source

10 10 Next Step

11 11 Finish

12 12 Create a New File 1 3 2

13 13 You can type Verilog on the New File

14 14 You can type Verilog on the New File 1 2

15 15 Type “ logic.v ”  Module name and File name must the same. 1 2

16 16 Add Source 1.Right Click 2

17 17 Select “ logic.v ” 1 2 3

18 18 Add Test Bench Waveform 1.Right Click 2 3 4 5 檔名開頭請勿使用數字或特殊符號 並不要使用中文為檔名

19 Check Synthesize Double Click

20 Select Source File 20 1 2

21 New Source Information 21

22 22 Select Design Type 1 2

23 Waveform Created by HDL Bencher 23

24 Select Behavioral Simulation 24 1 2

25 25 Give Input Value 1 2.Save

26 26 Generate Expected Simulation Result Double Click 2

27 27 Result F=(x & ~y) | (y | z)

28 28 Add Implementation Constraints File 1.Right Click 2 3 4 5 檔名開頭請勿使用數字或特殊符號 並不要使用中文為檔名

29 New Source Information 29

30 Select Synthesis/Implementation 30 2 1

31 31 Assign Package Pins 2. Double Click 1

32 32 Assign Pins [1] DIO1 D2E Signal Sw1  P16  x Sw2  P18  y Sw3  P21  z LD1  P44  F ※請注意看板子,子板跟母板連接是使用哪一個 Port ※ Port A DIO1 D2E Signal Sw1  P126  x Sw2  P129  y Sw3  P133  z LD1  P154  F Port C

33 33 Assign pins [2]

34 34 Assign pins [3] 1 2. Save 3 4

35 35 Run “ Implement Design ” 1 2. Double Click

36 36 View/Edit Routed Design Double Click

37 37 View Routed Design

38 38 Select FPGA Start-Up Clock to JTAG Clock 1. Right Click 2 3 4 3 4 5

39 39 Generate Bitstream File Double Click

40 40 Run “ Configure Device ” Double Click 此時請務必將版子接上

41 41 Select Boundary.. and Automatically … 2 1

42 42 Select “ logic.bit file ” 2 1 3

43 43 Right-click to select operation 2 1.Right Click

44 44 Click “ ok ”

45 45 Check the Results on Emulation Board

46 46 Question and Answer 歷史人物中,誰跑最快 ?


Download ppt "1 Lab7 Design and Implementation. 2 Design Example."

Similar presentations


Ads by Google