Presentation is loading. Please wait.

Presentation is loading. Please wait.

VLSI Testing Term Project Presentation Daniel Milton.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "VLSI Testing Term Project Presentation Daniel Milton."— Presentation transcript:

1 VLSI Testing Term Project Presentation Daniel Milton

2 Project Accomplishments (so far) Each student is challenged to create own logic simulator for BENCH format and include an extension for hierarchy.

3 UML Class Diagram

4 Program Implementation Used Java 1.5 update 6 SDK jGRASP – IDE Approx 2000 lines of code.

5 Simulation Algorithm Vector generation automatically generated according to Primary Inputs Each sim_node contains code for simulating every type of gate

6 Performance Results 4- Bit Adder Test Data

7 ISCA’85 Performance Results AMD Athlon (Thunderbird) 1.2 GHz, 384 MB RAM, Windows XP Home SP2

8 Questions?

Download ppt "VLSI Testing Term Project Presentation Daniel Milton."

Similar presentations

VLSI Testing 304-649 Jean-François Boland Design error and fault simulation.

VLSI Testing Jean-François Boland Design error and fault simulation.
Logic Circuits Design presented by Amr Al-Awamry

Logic Circuits Design presented by Amr Al-Awamry
Reliable Data Processor in VLSI

Reliable Data Processor in VLSI
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.

Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
Asynchronous comparator design

Asynchronous comparator design
SENIOR PROJECT By: Ricardo V. Gonzalez Advisor: V. Prasad.

SENIOR PROJECT By: Ricardo V. Gonzalez Advisor: V. Prasad.
JPEG2000 Performance Result (so far…) A HiRISE-centric update by Myche McAuley 2005-08-31.

JPEG2000 Performance Result (so far…) A HiRISE-centric update by Myche McAuley
2010 Microsoft Student Partners. T OPICS - User Interface and Editor Improvements - New windows: Call Hierarchy, Navigate To - IntelliSense - Generate.

2010 Microsoft Student Partners. T OPICS - User Interface and Editor Improvements - New windows: Call Hierarchy, Navigate To - IntelliSense - Generate.
Verilog Tutorial. Outline Numbers(A.2.7) Vectors in Verilog (Section 4.1.7) Four value logic (Section 4.2.1) Comments and White Space (A.2.2) Test Methodology.

Verilog Tutorial. Outline Numbers(A.2.7) Vectors in Verilog (Section 4.1.7) Four value logic (Section 4.2.1) Comments and White Space (A.2.2) Test Methodology.
Forestry 2350 - GIS Geographic Information Systems.

Forestry GIS Geographic Information Systems.
Parallel Pattern Single Fault Propagation for Combinational Circuits VLSI Testing (ELEC 7250) Submitted by Blessil George, Jyothi Chimakurthy and Malinky.

Parallel Pattern Single Fault Propagation for Combinational Circuits VLSI Testing (ELEC 7250) Submitted by Blessil George, Jyothi Chimakurthy and Malinky.
Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.

Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.
4/27/2006 ELEC7250: White 1 ELEC7250 VLSI Testing: Final Project Andrew White.

4/27/2006 ELEC7250: White 1 ELEC7250 VLSI Testing: Final Project Andrew White.
4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.

4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.
ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.

ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.
Feb 2, '06, updated Mar 23, '06ELEC7250-001 Project, Presentation, Paper 1 ELEC7250-001 VLSI Testing Spring 2006 Class Project Class Presentation Term.

Feb 2, '06, updated Mar 23, '06ELEC Project, Presentation, Paper 1 ELEC VLSI Testing Spring 2006 Class Project Class Presentation Term.
Java Programming, 3e Concepts and Techniques Chapter 1 An Introduction to Java and Program Design.

Java Programming, 3e Concepts and Techniques Chapter 1 An Introduction to Java and Program Design.
04/25/2006 ELEC 7250 Final Project: Jie Qin 1 Logic Simulator for Combinational Circuit Jie Qin Dept. of Electrical and Computer Engineering Auburn University,

04/25/2006 ELEC 7250 Final Project: Jie Qin 1 Logic Simulator for Combinational Circuit Jie Qin Dept. of Electrical and Computer Engineering Auburn University,
7/13/2015 SENIOR PROJECT STUDENT:RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD.

7/13/2015 SENIOR PROJECT STUDENT:RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD.
Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’

Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’

Similar presentations

Ads by Google