Presentation is loading. Please wait.

Presentation is loading. Please wait.

Important note regarding Pre-Lab this week This week you will finish the audio amplifier project by building the tone control and amplifier. In order to.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "Important note regarding Pre-Lab this week This week you will finish the audio amplifier project by building the tone control and amplifier. In order to."— Presentation transcript:

1 Important note regarding Pre-Lab this week This week you will finish the audio amplifier project by building the tone control and amplifier. In order to finish the project you should build the circuit BEFORE COMING TO THE LAB on the circuit board you used last week for the AD/DC converter. Assembling the parts before coming to lab is therefore part of the Pre-Lab for this week’s lab. Regarding the MOSFET problems you had last week: The actual MOSFETs supplied had their body contacts connected to their sources, which was not anticipated by the circuit designer. This subtle trap caused some MOSFETs not to turn on when put in the circuit. Note: Where lab write-up refers to “1 F” capacitors it should instead say 1  F.

2 MOSFETs in Dynamic and Static Random-Access Memory (DRAM and SRAM)

3 Computing the Output Capacitance In Out Metal1 V DD GND Poly-Si PMOS W/L=9 /2 In Out Example 5.4 (pp. 197-203) NMOS W/L=3 /2 2 =0.25  m Copy of Lecture 23 Performance, Slide 10

4 Handling capacitances associated with the driving Inverter (transistors M1 and M2) – see Rabaey et al. pp. 193-201. “Manual analysis of MOS circuits where each capacitor is considered individually is virtually impossible…To make the analysis tractable, we assume that all capacitances are lumped together into one single capacitor C L located between V out and GND.” The capacitances are: Gate-Drain capacitance C gd1. C gd2 : Only contribution is overlap capacitance between gate and drain (including the MIller Effect, which doubles the actual value). Diffusion capacitances C db1, C db2 between drain and bulk. Capacitances of driven gates C g3, C g4. Wiring capacitance between stages C W. Lump together as C L. With channel resistances, t p = 32.5 ps

Download ppt "Important note regarding Pre-Lab this week This week you will finish the audio amplifier project by building the tone control and amplifier. In order to."

Similar presentations

FPGA-Based System Design: Chapter 2 Copyright 2003 Prentice Hall PTR Gate Design n Static complementary logic gate structures. n Switch logic. n Other.

FPGA-Based System Design: Chapter 2 Copyright 2003 Prentice Hall PTR Gate Design n Static complementary logic gate structures. n Switch logic. n Other.
Chapter 2 Modern CMOS technology

Chapter 2 Modern CMOS technology
Transistors: Building blocks of electronic computing Lin Zhong ELEC101, Spring 2011.

Transistors: Building blocks of electronic computing Lin Zhong ELEC101, Spring 2011.
COMP541 Transistors and all that… a brief overview

COMP541 Transistors and all that… a brief overview
Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.
Lecture 22, Slide 1EECS40, Fall 2004Prof. White Lecture #22 OUTLINE »Timing diagrams »Delay Analysis Reading (Rabaey et al.) Chapter 5.4 Chapter 6.2.1,

Lecture 22, Slide 1EECS40, Fall 2004Prof. White Lecture #22 OUTLINE »Timing diagrams »Delay Analysis Reading (Rabaey et al.) Chapter 5.4 Chapter 6.2.1,
Lecture 21 REMINDERS OUTLINE Frequency Response Reading: Chapter 11

Lecture 21 REMINDERS OUTLINE Frequency Response Reading: Chapter 11
University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.

University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.

Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory
EE466: VLSI Design Lecture 11: Wires

EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.

EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
8/29/06 and 8/31/06 ELEC5270-001/6270-001 Lecture 3 1 ELEC 5270-001/6270-001 (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5970/6970) Low Voltage.

8/29/06 and 8/31/06 ELEC / Lecture 3 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5970/6970) Low Voltage.
EE42/100, Spring 2006Week 14a, Prof. White1 Week 14a Propagation delay of logic gates CMOS (complementary MOS) logic gates Pull-down and pull-up The basic.

EE42/100, Spring 2006Week 14a, Prof. White1 Week 14a Propagation delay of logic gates CMOS (complementary MOS) logic gates Pull-down and pull-up The basic.
Lecture #26 Gate delays, MOS logic

Lecture #26 Gate delays, MOS logic
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 5 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Low Voltage Low-Power Devices Vishwani.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 5 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Low Voltage Low-Power Devices Vishwani.
8/30/05ELEC5970-001/6970-001 Lecture 31 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

8/30/05ELEC / Lecture 31 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.

11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.

Similar presentations

Ads by Google