Presentation is loading. Please wait.

Presentation is loading. Please wait.

Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Eric D. Marsman, Robert M. Senger, and Richard B. Brown.

Published bySyed Stocks Modified over 9 years ago

Similar presentations

Presentation on theme: "Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Eric D. Marsman, Robert M. Senger, and Richard B. Brown."— Presentation transcript:

1 Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Eric D. Marsman, Robert M. Senger, and Richard B. Brown A Top-Down Microsystems Design Methodology and Associated Challenges Solid State Electronics Laboratory Center for Wireless Integrated Microsystems Department of Electrical Engineering and Computer Science University of Michigan Ann Arbor, MI USA 48109-2122 Design Automation and Test Europe Conference, Munich, Germany, March 2003

2 2 Michael S. McCorquodale University of Michigan Outline Motivation Microsystems: Anatomy Bottom-Up Design Methodology WIMS Microcontroller Design Framework Top-Down Design Methodology Gaps and Solutions Conclusions

3 3 Michael S. McCorquodale University of Michigan Motivation Discuss design trends and challenges in microsystems technology Leverage advances in mixed-signal SoC design automation Determine a design methodology and framework appropriate for microsystems technology Implement methodology in a microsystem design Demonstrate increased design efficiency and verification Identify gaps in tool suite and promote development of required capabilities MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

4 4 Michael S. McCorquodale University of Michigan The anatomy of a generalized wireless integrated microsystem (WIMS). Key technologies and associated development tools are shown Microsystems: Anatomy MEMSAnalogMixed-SignalDigital/VLSI Antenna Microprocessor Wireless Interface Clock Sensor/Actuator Interface Sensor Actuator Baseband Modem RFIC/RFMEMS FE Tools AHDL Custom IC Tools VHDL Synthesis Tools AHDL Custom RFIC Tools DAC ADC MS-HDL Custom IC Tools MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

5 5 Michael S. McCorquodale University of Michigan The anatomy of a generalized wireless integrated microsystem (WIMS). Key technologies and associated development tools are shown Microsystems: Anatomy MEMSAnalogMixed-SignalDigital/VLSI Antenna Microprocessor Wireless Interface Clock Sensor/Actuator Interface Sensor Actuator Baseband Modem RFIC/RFMEMS FE Tools AHDL Custom IC Tools VHDL Synthesis Tools AHDL Custom RFIC Tools DAC ADC MS-HDL Custom IC Tools MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

6 6 Michael S. McCorquodale University of Michigan The anatomy of a generalized wireless integrated microsystem (WIMS). Key technologies and associated development tools are shown Microsystems: Anatomy MEMSAnalogMixed-SignalDigital/VLSI Antenna Microprocessor Wireless Interface Clock Sensor/Actuator Interface Sensor Actuator Baseband Modem RFIC/RFMEMS FE Tools AHDL Custom IC Tools VHDL Synthesis Tools AHDL Custom RFIC Tools DAC ADC MS-HDL Custom IC Tools MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

7 7 Michael S. McCorquodale University of Michigan The anatomy of a generalized wireless integrated microsystem (WIMS). Key technologies and associated development tools are shown Microsystems: Anatomy MEMSAnalogMixed-SignalDigital/VLSI Antenna Microprocessor Wireless Interface Clock Sensor/Actuator Interface Sensor Actuator Baseband Modem RFIC/RFMEMS FE Tools AHDL Custom IC Tools VHDL Synthesis Tools AHDL Custom RFIC Tools DAC ADC MS-HDL Custom IC Tools MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

8 8 Michael S. McCorquodale University of Michigan The anatomy of a generalized wireless integrated microsystem (WIMS). Key technologies and associated development tools are shown Microsystems: Anatomy MEMSAnalogMixed-SignalDigital/VLSI Antenna Microprocessor Wireless Interface Clock Sensor/Actuator Interface Sensor Actuator Baseband Modem RFIC/RFMEMS FE Tools AHDL Custom IC Tools VHDL Synthesis Tools AHDL Custom RFIC Tools DAC ADC MS-HDL Custom IC Tools MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

9 9 Michael S. McCorquodale University of Michigan Bottom-Up Design Methodology Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

10 10 Michael S. McCorquodale University of Michigan Bottom-Up Design Methodology Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

11 11 Michael S. McCorquodale University of Michigan Bottom-Up Design Methodology Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

12 12 Michael S. McCorquodale University of Michigan Bottom-Up Design Methodology Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

13 13 Michael S. McCorquodale University of Michigan Bottom-Up Design Methodology Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) Verification: DRC, LVS (Top Routing Only), Parasitic ExtractionandBackannotation (IC Tool) Digital SpecificationAnalog SpecificationMechanical Specification Custom Analog Design (SPICE) Custom Mechanical Design (FE) Synthesis/APR/Timing (Synthesizer) Analog Physical Design (IC Tool) Digital Library Tapeout Process Library Digital Design (HDL) Digital Domain Analog Domain Mechanical Domain Analog MacroMechanical MacroDigital Macro System Specification and Design Partition Macro Automatic Place and Route (APR and IC Tool) MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

14 14 Michael S. McCorquodale University of Michigan Bottom-Up Design Methodology The Problems No opportunity for architectural studies Time-consuming design iteration Cross-domain verification at top level only Time-consuming system level simulation, if it is even possible MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

15 15 Michael S. McCorquodale University of Michigan WIMS Microcontroller TSMC 0.18 micron mixed-mode 16-bit 3-stage pipeline core Analog front end (AFE) MEMS-based clock generator 64KB on-chip SRAM Timer and serial interfaces 1.5 million transistors 10.24mm 2 Die micrograph of the fabricated microsystem MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

16 16 Michael S. McCorquodale University of Michigan Design Framework: Requirements System level simulation support (HDL) Cross-domain verification at any level for MEMS, analog, and digital electronics Finite element simulation Active device and HDL simulation Parasitic extraction Co-simulation of primitives and HDL Timing verification HDL synthesis Automatic place and route MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

17 17 Michael S. McCorquodale University of Michigan Design Framework: Employed Cadence AMS System modeling, primitive/HDL co-simulation, and MEMS modeling Spectre Analog device level simulation Coventorware Finite element analysis Synopsys Digital synthesis Cadence Silicon Ensemble Automatic place and route Mentor Graphics Calibre DRC, ERC, and LVS MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

18 18 Michael S. McCorquodale University of Michigan Top-Down Design Methodology Cross-Domain Verification (Verilogwith updatedVerilog-A from achieved performance and/orVerilogandVerilog-A with Primitives) Analog Model (Verilog-A) Mechanical Model (Verilog-A) Abstract System Model (Verilog-AMS:VerilogandVerilog-A) Digital Library Process Library Tapeout Digital Domain Analog Domain Mechanical Domain Cross-Domain Verification (Verilogwith updatedVerilog-A fromparasiticsand/orVerilogandVerilog-A with Primitives) Cross-Domain Verification (Verilogwith updatedVerilog-A with interconnectparasitics) Analog Macro Parasitic Extraction (IC Tool) Extraction, Timing (Timing Tool) Digital MacroMechanical Macro Parasitic Extraction (IC Tool) Custom Analog Design (SPICE) Mechanical Design (Finite Element) Macro Place and Route, Layout Verification: DRC, LVS (APR and IC Tool) Layout Parasitic Extraction (LPE) andBackannotation (IC Tool) Synthesis/APR/Timing (Synthesis Tool) Physical Design/Verif. (IC Tool) Physical Design/Verif. (IC Tool) Digital Model (Verilog) Behavioral Verification (Verilog) MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

19 19 Michael S. McCorquodale University of Michigan Top-Down Design Methodology Cross-Domain Verification (Verilogwith updatedVerilog-A from achieved performance and/orVerilogandVerilog-A with Primitives) Analog Model (Verilog-A) Mechanical Model (Verilog-A) Abstract System Model (Verilog-AMS:VerilogandVerilog-A) Digital Library Process Library Tapeout Digital Domain Analog Domain Mechanical Domain Cross-Domain Verification (Verilogwith updatedVerilog-A fromparasiticsand/orVerilogandVerilog-A with Primitives) Cross-Domain Verification (Verilogwith updatedVerilog-A with interconnectparasitics) Analog Macro Parasitic Extraction (IC Tool) Extraction, Timing (Timing Tool) Digital MacroMechanical Macro Parasitic Extraction (IC Tool) Custom Analog Design (SPICE) Mechanical Design (Finite Element) Macro Place and Route, Layout Verification: DRC, LVS (APR and IC Tool) Layout Parasitic Extraction (LPE) andBackannotation (IC Tool) Synthesis/APR/Timing (Synthesis Tool) Physical Design/Verif. (IC Tool) Physical Design/Verif. (IC Tool) Digital Model (Verilog) Behavioral Verification (Verilog) MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

20 20 Michael S. McCorquodale University of Michigan Top-Down Design Methodology Cross-Domain Verification (Verilogwith updatedVerilog-A from achieved performance and/orVerilogandVerilog-A with Primitives) Analog Model (Verilog-A) Mechanical Model (Verilog-A) Abstract System Model (Verilog-AMS:VerilogandVerilog-A) Digital Library Process Library Tapeout Digital Domain Analog Domain Mechanical Domain Cross-Domain Verification (Verilogwith updatedVerilog-A fromparasiticsand/orVerilogandVerilog-A with Primitives) Cross-Domain Verification (Verilogwith updatedVerilog-A with interconnectparasitics) Analog Macro Parasitic Extraction (IC Tool) Extraction, Timing (Timing Tool) Digital MacroMechanical Macro Parasitic Extraction (IC Tool) Custom Analog Design (SPICE) Mechanical Design (Finite Element) Macro Place and Route, Layout Verification: DRC, LVS (APR and IC Tool) Layout Parasitic Extraction (LPE) andBackannotation (IC Tool) Synthesis/APR/Timing (Synthesis Tool) Physical Design/Verif. (IC Tool) Physical Design/Verif. (IC Tool) Digital Model (Verilog) Behavioral Verification (Verilog) MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

21 21 Michael S. McCorquodale University of Michigan Top-Down Design Methodology Cross-Domain Verification (Verilogwith updatedVerilog-A from achieved performance and/orVerilogandVerilog-A with Primitives) Analog Model (Verilog-A) Mechanical Model (Verilog-A) Abstract System Model (Verilog-AMS:VerilogandVerilog-A) Digital Library Process Library Tapeout Digital Domain Analog Domain Mechanical Domain Cross-Domain Verification (Verilogwith updatedVerilog-A fromparasiticsand/orVerilogandVerilog-A with Primitives) Cross-Domain Verification (Verilogwith updatedVerilog-A with interconnectparasitics) Analog Macro Parasitic Extraction (IC Tool) Extraction, Timing (Timing Tool) Digital MacroMechanical Macro Parasitic Extraction (IC Tool) Custom Analog Design (SPICE) Mechanical Design (Finite Element) Macro Place and Route, Layout Verification: DRC, LVS (APR and IC Tool) Layout Parasitic Extraction (LPE) andBackannotation (IC Tool) Synthesis/APR/Timing (Synthesis Tool) Physical Design/Verif. (IC Tool) Physical Design/Verif. (IC Tool) Digital Model (Verilog) Behavioral Verification (Verilog) MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

22 22 Michael S. McCorquodale University of Michigan Gaps and Solutions Gaps in the Tool Suite MEMS and analog simulation results not automatically extracted to behavioral model Lack of physical verification for MEMS components No synthesis capabilities for MEMS and analog subsystems from topological or behavioral models Inability to port designs between process technologies Solutions: Future Direction Custom and manual extraction: Requires design automation Custom mod. of DRC/LVS decks: Requires support No current solution: Requires design automation MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

23 23 Michael S. McCorquodale University of Michigan Conclusions Microsystem design methodologies are in their infancy Current methodologies have originated from the disparate nature of the technology The proposed top-down methodology leverages advances in mixed-signal design automation The proposed methodology is efficient and offers superior verification as compared to current methodologies Gaps in tool suites exist and must be addressed for future microsystems developments Tool suites are disparate and can be built into a single framework MotivationMicrosystemsBottom-UpMicrocontrollerFrameworkTop-DownGaps & Solns.Conclusions

Download ppt "Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Eric D. Marsman, Robert M. Senger, and Richard B. Brown."

Similar presentations

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
SOC Design: From System to Transistor

SOC Design: From System to Transistor
Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Mei Kim Ding, and Richard B. Brown Study and Simulation of CMOS LC Oscillator Phase Noise.

Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Mei Kim Ding, and Richard B. Brown Study and Simulation of CMOS LC Oscillator Phase Noise.
UMIPS: A Semiconductor IP Repository for IC Design Research and Education Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale and Richard.

UMIPS: A Semiconductor IP Repository for IC Design Research and Education Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale and Richard.
Niš, 15.05.2008.JEP_41107_2006JEP_41107_2006 4 LEDA - Laboratory for Electronic Design Automation University of Niš Faculty.

Niš, JEP_41107_2006JEP_41107_ LEDA - Laboratory for Electronic Design Automation University of Niš Faculty.
M. McCorquodale, A.-C. Wong, K. Nagarajan, H. Kulah, C. T.-C. Nguyen University of Michigan An Integrated MEMS-BiCMOS SINCGARS Transceiver Design Automation.

M. McCorquodale, A.-C. Wong, K. Nagarajan, H. Kulah, C. T.-C. Nguyen University of Michigan An Integrated MEMS-BiCMOS SINCGARS Transceiver Design Automation.
Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Mei Kim Ding, and Richard B. Brown Top-Down and Bottom-Up Approaches to Stable Clock.

Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale, Mei Kim Ding, and Richard B. Brown Top-Down and Bottom-Up Approaches to Stable Clock.
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale and Richard B. Brown Academic and Professional Resources for Student-Led Technology Ventures.

Lecturer Michael S. McCorquodale Authors Michael S. McCorquodale and Richard B. Brown Academic and Professional Resources for Student-Led Technology Ventures.
Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 21: Where do you go from here? Spring 2009.

Spring 2009W. Rhett DavisNC State UniversityECE 406Slide 1 ECE 406 – Design of Complex Digital Systems Lecture 21: Where do you go from here? Spring 2009.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
ECE 667 - Synthesis & Verification - Implementation 1 ECE 667 Spring 2007 ECE 667 Spring 2007 Synthesis and Verification of Digital Circuits Design Implementation.

ECE Synthesis & Verification - Implementation 1 ECE 667 Spring 2007 ECE 667 Spring 2007 Synthesis and Verification of Digital Circuits Design Implementation.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
CSCE 613: Fundamentals of VLSI Chip Design

CSCE 613: Fundamentals of VLSI Chip Design
Chapter 01 An Overview of VLSI

Chapter 01 An Overview of VLSI
CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.

CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.
ELEN468 Lecture 11 ELEN468 Advanced Logic Design Lecture 1Introduction.

ELEN468 Lecture 11 ELEN468 Advanced Logic Design Lecture 1Introduction.
1 Richard B. Brown CANDE Workshop September 11-13, 2003 Taos, New Mexico Richard B. Brown Michael S. McCorquodale brown, Analog Mixed.

1 Richard B. Brown CANDE Workshop September 11-13, 2003 Taos, New Mexico Richard B. Brown Michael S. McCorquodale brown, Analog Mixed.
A Mixed-Signal/MEMS CMOS Co-Design Flow with MEMS-IP Publishing / Integration Che-Sheng Chen 1 Louis Thiam 2, Ahmed.

A Mixed-Signal/MEMS CMOS Co-Design Flow with MEMS-IP Publishing / Integration Che-Sheng Chen 1 Louis Thiam 2, Ahmed.

Similar presentations

Ads by Google