Presentation is loading. Please wait.

Presentation is loading. Please wait.

I N V E N T I V EI N V E N T I V E Model Connection Protocol extensions for Mixed Signal SiP Version 0.1 T. Kukal 22 nd Sep, 2010.

Published byJailyn Clemens Modified over 9 years ago

Similar presentations

Presentation on theme: "I N V E N T I V EI N V E N T I V E Model Connection Protocol extensions for Mixed Signal SiP Version 0.1 T. Kukal 22 nd Sep, 2010."— Presentation transcript:

1 I N V E N T I V EI N V E N T I V E Model Connection Protocol extensions for Mixed Signal SiP Version 0.1 T. Kukal 22 nd Sep, 2010

2 Agenda Mixed Signal SiP IR-drop flow Extensions required for Mixed Signal SiP

3 April 11, 2015 3 Current MCP scope Package DIE-Digital Board

4 April 11, 2015 4 MCP extended to Mixed Signal Package DIE-Digital Board Module (Example RFmodule, SMDs) DIE-Analog

5 Mixed Signal IR-drop Task Flow Analog IC Layout Power-Net Extract Pre- & Post-Layout Simulation SiP Layout Power-RAIL extract SiP & Circuit Design Schematic Capture Schematic driven Analog SiPIC Digital IC layout HDL Digital IR-drop Analog IR-drop (schematic simulation driven Power-Net Extract MCP Physical MCP Logical Passive Structures

6 Extensions over existing MCP (PTMF) Support for I/F group (netname with-in DIE or grp with-in DIE) –For cases where port-grp1_pkg connects to say port-grp2&3_DIE Support for I/F part like IO-cellname, R1:1 (pin 1 of R1), CONN:1 (pin1 of PCB connector) –Needed to connect by names as against x-y locations that work well for DIE but not as well for others – also important for Analog Support for Module in connect-type –Needed for RFmodules, Passives, SMD components… Support for Extended-nets –Needed for Signal nets (Example series terminations in signals) April 11, 2015 6

7 I/F group mapping to Connecting Structure Package:.Subckt bp1 dp1 Board DIE.Subckt D1A D1B D2 VDD dp1 bp1 Pin1dp1VDD5 4D1A Pin2dp1VDD6 4D1A Pin3dp1VDD7 4D1A Pin4dp1VDD8 4D1B Pin5dp1VDD9 4D1B

8 Extensions over existing MCP (PTMF) Support for I/F group (netname with-in DIE or grp with-in DIE) –For cases where port-grp1_pkg connects to say port-grp2&3_DIE Support for I/F part like IO-cellname, R1:1 (pin 1 of R1), CONN:1 (pin1 of PCB connector) –Needed to connect by names as against x-y locations that work well for DIE but not as well for others – also important for Analog Support for Module in connect-type –Needed for RFmodules, Passives, SMD components… Support for Extended-nets –Needed for Signal nets (Example series terminations in signals) April 11, 2015 8

9 IR-drop of analog DIE in context of passive structures Simulating Analog DIE in package schematics with loading from passive structures connected to DIE The simulation data is post- processed to obtain IR-drop at power-rails [connection type MODULE] Pin1dp1VDD5 4varistor1:2 //Reference_design:pin// Pin2dp1VDD6 4varistor2:2 Pin3dp1VDD7 4

10 Extensions over existing MCP Support for I/F group (netname with-in DIE or grp with-in DIE) –For cases where port-grp1_pkg connects to say port-grp2&3_DIE Support for I/F part like IO-cellname, R1:1 (pin 1 of R1), CONN:1 (pin1 of PCB connector) –Needed to connect by names as against x-y locations that work well for DIE but not as well for others – also important for Analog Support for Module in connect-type –Needed for RFmodules, Passives, SMD components… Support for Extended-nets –Needed for Signal nets (Example series terminations in signals) April 11, 2015 10

11 Support for Passives, RFModules, PoPs, SMDs MCP [connection type] MODULE MCP [connection type] PKG RF-Module geometry / s-parameter

12 Extensions over existing MCP Support for I/F group (netname with-in DIE or grp with-in DIE) –For cases where port-grp1_pkg connects to say port-grp2&3_DIE Support for I/F part like IO-cellname, R1:1 (pin 1 of R1), CONN:1 (pin1 of PCB connector) –Needed to connect by names as against x-y locations that work well for DIE but not as well for others – also important for Analog Support for Module in connect-type –Needed for RFmodules, Passives, SMD components… Support for Extended-nets –Needed for Signal nets (Example series terminations in signals) April 11, 2015 12

13 Extended Nets Series terminations –Extended net needs to have all associated nets mentioned “”data1a, data1b, data1c”

14 April 11, 2015 14 Summary: MCP format updated in context of Mixed Signal contents Module I/F grp I/F part-ref (if-module) Extended-Net

15

Download ppt "I N V E N T I V EI N V E N T I V E Model Connection Protocol extensions for Mixed Signal SiP Version 0.1 T. Kukal 22 nd Sep, 2010."

Similar presentations

UNIT 8: Synthesis Basics

UNIT 8: Synthesis Basics
Slide 1 Insert your own content. Slide 2 Insert your own content.

Slide 1 Insert your own content. Slide 2 Insert your own content.
RF and AMS Technologies for Wireless Communications Working Group 1 2006 International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal.

RF and AMS Technologies for Wireless Communications Working Group International Technology Roadmap for Semiconductors Radio Frequency and Analog/Mixed-Signal.
27 Oct-2010 / 1 Asterisk PRI Passive Call Recording Moises Silva Senior Software Engineer. Sangoma Technologies.

27 Oct-2010 / 1 Asterisk PRI Passive Call Recording Moises Silva Senior Software Engineer. Sangoma Technologies.
Universal LVDS ribbon cable Marc Defossez 12 th December 2005.

Universal LVDS ribbon cable Marc Defossez 12 th December 2005.
22 Nov 20051 Digital Video Transfer (WP2). 2 Digital Video Switch Unit.

22 Nov Digital Video Transfer (WP2). 2 Digital Video Switch Unit.
Practical Aspects of Reliability Analysis for IC Designs T. Pompl, C. Schl ü nder, M. Hommel, H. Nielen, J. Schneider.

Practical Aspects of Reliability Analysis for IC Designs T. Pompl, C. Schl ü nder, M. Hommel, H. Nielen, J. Schneider.
Use of COTS Drop-in Replacement Designs to Solve Obsolescence of Electronic Components in Military Systems 10415 Willow Ridge Loop Orlando, FL 32825 www.merlinembedded.com.

Use of COTS Drop-in Replacement Designs to Solve Obsolescence of Electronic Components in Military Systems Willow Ridge Loop Orlando, FL
Computer Engineering Activities Introduction to Interfacing Traffic Light Project SI 2003 Graham Smyth Yungsiow Yang Kevin Shea Jerry Dolata Ilana Smyth.

Computer Engineering Activities Introduction to Interfacing Traffic Light Project SI 2003 Graham Smyth Yungsiow Yang Kevin Shea Jerry Dolata Ilana Smyth.
10 Ways to Ruin Your Mini-Max microcontroller (and lose $69)

10 Ways to Ruin Your Mini-Max microcontroller (and lose $69)
Greg Beau SerajAnanya. Outline  Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design.

Greg Beau SerajAnanya. Outline  Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design.
Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.

Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.

Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
Part 1: Introduction FRC 2907. Introduction  FRC 2907 since 2008  Each area of the robot has a team assigned  The Electronics team is headed this year.

Part 1: Introduction FRC Introduction  FRC 2907 since 2008  Each area of the robot has a team assigned  The Electronics team is headed this year.
Control Feasibility ATMega328 has 18 I/Os (16 brought out) 5V 16MHz External OSC 4 out of 6 Successive A-to-D ports available Features SPI,6.

Control Feasibility ATMega328 has 18 I/Os (16 brought out) 5V 16MHz External OSC 4 out of 6 Successive A-to-D ports available Features SPI,6.
How to use the VHDL and schematic design entry tools.

How to use the VHDL and schematic design entry tools.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.

S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 24: Computer-Aided Design using Tanner Tools Prof. Sherief Reda Division.

Similar presentations

Ads by Google