Presentation is loading. Please wait.

Presentation is loading. Please wait.

Tallinn Technical University

Published bySamuel Miles Modified over 5 years ago

Similar presentations

Presentation on theme: "Tallinn Technical University"— Presentation transcript:

1 Tallinn Technical University
MIXDES, Sczcecin, June 26, SEQUENTIAL CIRCUITS BIST WITH STATUS BIT CONTROL J.Raik, E.Orasson, Raimund Ubar Tallinn Technical University Estonia

2 Mixed Pseudorandom Deterministic BIST
A mixed pseudorandom-deterministic technique for BIST of sequential circuits is proposed Pseudorandom TPG Signature analyzer

3 Mixed Pseudorandom Deterministic BIST
The main idea is to force during pseudorandom testing the FSM to traverse all the branches in the state transition graph This is implemented by deterministically controlling the status bits and feeding pseudorandom data to the primary inputs of the circuit

4 Experimental Data

Download ppt "Tallinn Technical University"

Similar presentations

MEMORY BIST by: Saeid Hashemi Mehrdad Falakparvaz

MEMORY BIST by: Saeid Hashemi Mehrdad Falakparvaz
Introduction to Sequential Circuits

Introduction to Sequential Circuits
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
Technical University Tallinn, ESTONIA DESIGN FOR TESTABILITY Raimund Ubar

Technical University Tallinn, ESTONIA DESIGN FOR TESTABILITY Raimund Ubar
Modern VLSI Design 2e: Chapter 8 Copyright  1998 Prentice Hall PTR Topics n High-level synthesis. n Architectures for low power. n Testability and architecture.

Modern VLSI Design 2e: Chapter 8 Copyright  1998 Prentice Hall PTR Topics n High-level synthesis. n Architectures for low power. n Testability and architecture.
On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.

On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.

Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.
Nitin Yogi and Vishwani D. Agrawal Auburn University Auburn, AL 36849

Nitin Yogi and Vishwani D. Agrawal Auburn University Auburn, AL 36849
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.

Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
Sequential Logic Design Process A sequential circuit that controls Boolean outputs and a specific time- ordered behavior is called a controller. StepDescription.

Sequential Logic Design Process A sequential circuit that controls Boolean outputs and a specific time- ordered behavior is called a controller. StepDescription.
Sequential Logic Design

Sequential Logic Design
Design for Testability Theory and Practice Lecture 11: BIST

Design for Testability Theory and Practice Lecture 11: BIST
Basic Register A register is a sequential component that can store multiple bits.

Basic Register A register is a sequential component that can store multiple bits.
Sequential Logic Design

Sequential Logic Design
1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram

1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram
Comparison of LFSR and CA for BIST

Comparison of LFSR and CA for BIST
Ugur Kalay, Marek Perkowski, Douglas Hall Universally Testable AND-EXOR Networks Portland State University Speaker: Alan Mishchenko.

Ugur Kalay, Marek Perkowski, Douglas Hall Universally Testable AND-EXOR Networks Portland State University Speaker: Alan Mishchenko.
Technical University Tallinn, ESTONIA Overview: Testability Evaluation Outline Quality Policy of Electronic Design Tradeoffs of Design for Testability.

Technical University Tallinn, ESTONIA Overview: Testability Evaluation Outline Quality Policy of Electronic Design Tradeoffs of Design for Testability.
Design for Testability

Design for Testability
TOPIC - BIST architectures I

TOPIC - BIST architectures I

Similar presentations

Ads by Google