PTCN-HPEC-02-1 AIR 25Sept02 MIT Lincoln Laboratory Resource Management for Digital Signal Processing via Distributed Parallel Computing Albert I. Reuther.

Slides:



Advertisements
Similar presentations
The HPEC Challenge Benchmark Suite
Advertisements

1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Sensors and location technologies – the front end of ISR
Andrew Prout, William Arcand, David Bestor, Chansup Byun, Bill Bergeron, Matthew Hubbell, Jeremy Kepner, Peter Michaleas, Julie Mullen, Albert Reuther,
David Ripplinger, Aradhana Narula-Tam, Katherine Szeto AIAA 2013 August 21, 2013 Scheduling vs Random Access in Frequency Hopped Airborne.
COMMMONWEALTH OF AUSTRALIA Do not remove this notice.
K-means clustering –An unsupervised and iterative clustering algorithm –Clusters N observations into K clusters –Observations assigned to cluster with.
IBM T. J. Watson Research Center © 2004 IBM Corporation Site Surveillance Using Differential Detection Murray Campbell.
GridFlow: Workflow Management for Grid Computing Kavita Shinde.
Blue Bear Systems Research Hardware Architectures for Distributed Agents Dr Simon Willcox 24 th Soar Workshop 9 th – 11 th June 2004 Building 32, Twinwoods.
Integrated Management of Power Aware Computation and Communication Technologies Nader Bagherzadeh, Pai H. Chou, Scott Jordan, Fadi Kurdahi University of.
Chess Review May 10, 2004 Berkeley, CA Platform-based Design for Mixed Analog-Digital Designs Fernando De Bernardinis, Yanmei Li, Alberto Sangiovanni-Vincentelli.
8/22/20061 Maintaining a Linked Network Chain Utilizing Decentralized Mobility Control AIAA GNC Conference & Exhibit Aug. 21, 2006 Cory Dixon and Eric.
Network Enabled Capability Through Innovative Systems Engineering Service Oriented Integration of Systems for Military Capability Duncan Russell, Nik Looker,
Platform-based Design for Mixed Analog-Digital Designs Fernando De Bernardinis, Yanmei Li, Alberto Sangiovanni-Vincentelli May 10, 2004 Analog Platform.
BRASS Analysis of QuasiStatic Scheduling Techniques in a Virtualized Reconfigurable Machine Yury Markovskiy, Eylon Caspi, Randy Huang, Joseph Yeh, Michael.
Airbus flight control system  The organisation of the Airbus A330/340 flight control system 1Airbus FCS Overview.
On Chip Nonlinear Digital Compensation for RF Receiver Karen M. G. V. Gettings, Andrew K. Bolstad, Show-Yah Stuart Chen, Benjamin A. Miller and Michael.
Distributed Real-Time Systems for the Intelligent Power Grid Prof. Vincenzo Liberatore.
MIT Lincoln Laboratory Ind. Day 3/10/ For Official Use Only / ITAR exempt from mandatory disclosure under the FOIA, Exemption 3 applies. Not approved.
HPC use in Testing Ad Hoc Wireless Sensor Networks
XYZ 10/2/2015 MIT Lincoln Laboratory Sidecar Network Adapters: Open Architecture for ISR Data Sources Craig McNally, Larry Barbieri, Charles Yee.
MIT Lincoln Laboratory VXFabric-1 Kontron 9/22/2011 VXFabric: PCI-Express Switch Fabric for HPEC Poster B.7, Technologies and Systems Robert Negre, Business.
Semantic Information Fusion Shashi Phoha, PI Head, Information Science and Technology Division Applied Research Laboratory The Pennsylvania State.
Software Pipelining for Stream Programs on Resource Constrained Multi-core Architectures IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEM 2012 Authors:
Hadoop Hardware Infrastructure considerations ©2013 OpalSoft Big Data.
© 2008 Mercury Computer Systems, Inc. Converged Sensor Network Architecture (CSNA) Dr. Ian Dunn, Michael Desrochers, Robert Cooper – Mercury.
Mobile Relay Configuration in Data-Intensive Wireless Sensor Networks.
Cognitive Radio Evolution from Agile Platforms to Omniscient Networks: the Road from Dreams to Prototypes Charles W. Bostian Virginia Tech
HPEC_NDP-1 MAH 10/11/2015 MIT Lincoln Laboratory Efficient Multidimensional Polynomial Filtering for Nonlinear Digital Predistortion Matthew Herman, Benjamin.
Performance Model & Tools Summary Hung-Hsun Su UPC Group, HCS lab 2/5/2004.
Chapter 4 Realtime Widely Distributed Instrumention System.
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
Radar Pulse Compression Using the NVIDIA CUDA SDK
StreamX10: A Stream Programming Framework on X10 Haitao Wei School of Computer Science at Huazhong University of Sci&Tech.
Parallel and Distributed Simulation Introduction and Motivation.
CREATING A ZIGBEE HOME AREA NETWORK SIMULATOR FOR SMART GRID SECURITY RESEARCH Gabriel Garza, Samujjwal Bhandari, & Susan Urban Texas Tech University 2012.
© 2008 Mercury Computer Systems, Inc.Preliminary information, subject to change without notice. Problem Statement 1 ISR should do more “in the current.
Slide-1 LACSI Extreme Computing MITRE ISIMIT Lincoln Laboratory This work is sponsored by the Department of Defense under Army Contract W15P7T-05-C-D001.
HPEC2002_Session1 1 DRM 11/11/2015 MIT Lincoln Laboratory Session 1: Novel Hardware Architectures David R. Martinez 24 September 2002 This work is sponsored.
Information Technology Needs and Trends in the Electric Power Business Mladen Kezunovic Texas A&M University PS ERC Industrial Advisory Board Meeting December.
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
Haney - 1 HPEC 9/28/2004 MIT Lincoln Laboratory pMatlab Takes the HPCchallenge Ryan Haney, Hahn Kim, Andrew Funk, Jeremy Kepner, Charles Rader, Albert.
Task Graph Scheduling for RTR Paper Review By Gregor Scott.
“Friends/Partners in Aviation Weather” Forum 1 November 2012 Michael D. McPartland Wind Data Quality Factors & Metrics* *This work was sponsored by the.
An Integrated Design Environment to Evaluate Power/Performance Tradeoffs for Sensor Network Applications Amol Bakshi, Jingzhao Ou, and Viktor K. Prasanna.
OOPSLA Oct Towards a Pattern Language for NEST Middleware Venkita Subramonian & Chris Gill, Washington University, St.Louis David Sharp, The Boeing.
Slide-1 Multicore Theory MIT Lincoln Laboratory Theory of Multicore Algorithms Jeremy Kepner and Nadya Bliss MIT Lincoln Laboratory HPEC 2008 This work.
HPEC HN 9/23/2009 MIT Lincoln Laboratory RAPID: A Rapid Prototyping Methodology for Embedded Systems Huy Nguyen, Thomas Anderson, Stuart Chen, Ford.
High Performance Flexible DSP Infrastructure Based on MPI and VSIPL 7th Annual Workshop on High Performance Embedded Computing MIT Lincoln Laboratory
The objective of Nonlinear Equalization (NLEQ) is to extend the dynamic range of RF receivers by reducing in-band nonlinear distortions. This enables detection.
MIT Lincoln Laboratory 1 of 4 MAA 3/8/2016 Development of a Real-Time Parallel UHF SAR Image Processor Matthew Alexander, Michael Vai, Thomas Emberley,
Seminar On Rain Technology
Simulation in Operational Research form Fine Details to System Analysis.
400328_M_1Y.ppt Thompson MIT Lincoln Laboratory Analysis of Terminal Separation Standards and Radar Performance Dr. Steven D. Thompson Dr. Steven.
HPEC-1 SMHS 7/7/2016 MIT Lincoln Laboratory Focus 3: Cell Sharon Sacco / MIT Lincoln Laboratory HPEC Workshop 19 September 2007 This work is sponsored.
SEMINAR TOPIC ON “RAIN TECHNOLOGY”
Milenko Petrovic Middleware Systems Research Group (MSRG) Connections June 2005 Technological Advances Enabling Body Area Networks True micro-computers.
Parallel processing is not easy
Albert I. Reuther & Joel Goodman HPEC Sept 2003
Parallel Processing in ROSA II
Design and Survivability Analysis of a 5GHz Operational Amplifier
Sky Computing on FutureGrid and Grid’5000
Design and Survivability Analysis of a 5GHz Operational Amplifier
VIDEO SURVEILLANCE AND MONITORING
Final Project presentation
Design and Survivability Analysis of a 5GHz Operational Amplifier
GATES: A Grid-Based Middleware for Processing Distributed Data Streams
In Distributed Systems
Sky Computing on FutureGrid and Grid’5000
Presentation transcript:

PTCN-HPEC-02-1 AIR 25Sept02 MIT Lincoln Laboratory Resource Management for Digital Signal Processing via Distributed Parallel Computing Albert I. Reuther & Joel Goodman HPEC Sept 2002 This work is sponsored by the Defense Advanced Research Projects Agency (DARPA) under Air Force contract F C-002. Opinions, interpretations, conclusions and recommendations are those of the author and are not necessarily endorsed by the U.S. Government.

MIT Lincoln Laboratory PTCN-Precis-HPEC-02-2 AIR 25Sept02 Problem: Situational Example Exploitation Cell Archival Data/Info Archival Data/Info Command & Control Command & Control Computing Resources Computing Resources Exploitation Cell Exploitation Cell UGS Radar/Illuminator Bistatic Receiver Bistatic Receiver Small UAV HAE UAV UGS EO/IR Weapon Platforms MC2A Bistatic Receiver CAOC-F/R Computing Resources Precision Targeting: Sensor streams from many platforms Processing on airborne platforms (MC2A) and land- based (CAOC-F/R) Fault tolerance & dynamic reconfiguration are a must! Precision Targeting: Sensor streams from many platforms Processing on airborne platforms (MC2A) and land- based (CAOC-F/R) Fault tolerance & dynamic reconfiguration are a must!

MIT Lincoln Laboratory PTCN-Precis-HPEC-02-3 AIR 25Sept02 A Solution: Network Resource Manager Generate candidate mappings Two- processor SGI Origin One- processor SGI O2 8 one-processor P3s Ethernet Switch System Manager Simulation Network Ethernet Switch Performance Estimates Formulate Graph Model Solve Graph Problem Configure Network & Resources Monitor Network & Resources For each application type: Loopback for fault tolerance & dynamic reconfiguration Network Resource Manager (NRM) Optimize for throughput, latency, or resource utilization Accommodate fault tolerance Manage multiple application instantiations Future NRM Automatically generate candidate mappings Automatically conduct performance estimates Current Network Resource Manager used in these phases