A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.

Slides:



Advertisements
Similar presentations
Functions of Combinational Logic
Advertisements

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 3 OF 3) MULTIPLEXERS DEMULTIPLEXERS.
ECE 2372 Modern Digital System Design Section 4.4 Mutiplexers - Demultiplexers 1.
CHAPTER 6 Functions of Combinational Logic
EET 1131 Unit 8 Code Converters, Multiplexers, and Demultiplexers
Digital Fundamentals Floyd Chapter 6 Tenth Edition
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
1 Chapter 6 Functions of Combinational Logic. 2 Figure 6--1 Logic symbol for a half-adder Adder.
Figure 6–1 Logic symbol for a half-adder. Open file F06-01 to verify operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education,
Chapter2 Digital Components Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Multiplexers DeMultiplexers XOR gates
Digital Fundamentals with PLD Programming Floyd Chapter 8
Combinational Logic Chapter 4.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Combinational Logic Design
Functions of Combinational Logic
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
Functions of Combinational Logic
Combinational Logic By Taweesak Reungpeerakul
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Fall 2004EE 3563 Digital Systems Design EE3563 Multiplexers  A multiplexer is a digital switch  Allows a device to select a single line from many  Some.
1 Lecture 9 Demultiplexers Programmable Logic Devices  Programmable logic array (PLA)  Programmable array logic (PAL)
Combinational Design, Part 3: Functional Blocks
Multiplexers XOR gates. Multiplexers A multiplexer is a digital switch - it connects data from one of n sources to its output. An n-input and b-bit multiplexer.
Digital Logic Design Lecture # 9 University of Tehran.
Multiplexers and Demultiplexers, and Encoders and Decoders
Morgan Kaufmann Publishers
Functions of Combinational Logic By Taweesak Reungpeerakul
1 CSE370, Lecture 10 Lecture 10 u Logistics n HW3 due Friday (cover materials up to this lecture) n Lab3 going on this week n Midterm 1: a week from today.
Summary Half-Adder pp302Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Digital System Design Multiplexers and Demultiplexers, and Encoders and Decoders.
CSE 370 Spring 2006 Introduction to Digital Design Lecture 10: Multiplexers and Demultiplexers Last Lecture Multilevel Logic Hazards Today Multiplexers.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Multiplexer.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Combinational Logic Design
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Gunjeet kaur Dronacharya Group of Institutions. Demultiplexers.
EGR 2131 Unit 6 Combinational Building Blocks
Multiplexers (Data Selectors)
Multiplexer.
EKT 124 MUX AND DEMUX.
Combinational Circuits
Combinational Logic Circuits
The Multiplexer Multi what?
Combinational Logic Circuits
Digital Fundamentals Floyd Chapter 6 Tenth Edition
Chapter 6 Functions of Combinational Logic
EET107/3 DIGITAL ELECTRONICS 1
Lecture 10 Logistics Last lecture Today
Digital System Design Combinational Logic
ECE2030 HW-6.
Presentation transcript:

A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that is selected is determined by the select inputs. Multiplexers Two select lines are shown here to choose any of the four data inputs. Data select Data inputs Data output D1D1 D0D0 D2D2 D3D3 S1S1 S0S0 Which data line is selected if S 1 S 0 = 10? D2D2 1 0

Multiplexers (Data Selectors) 4-input multiplexer

Multiplexers (Data Selectors) Expanded multiplexers

A demultiplexer (DEMUX) performs the opposite function from a MUX. It switches data from one input line to two or more data lines depending on the select inputs. The 74LS138 was introduced previously as a decoder but can also serve as a DEMUX. When connected as a DEMUX, data is applied to one of the enable inputs, and routed to the selected output line depending on the select variables. Note that the outputs are active-LOW as illustrated in the following example… Demultiplexers 74LS138 Data select lines Enable inputs Data outputs

Demultiplexers 2-line-to4-line demux

Determine the outputs, given the inputs shown. 74LS138 Data select lines Enable inputs Data outputs A 0 Y 0 Y 1 Y 2 Y 3 Y 4 Y 5 Y 6 Y 7 A 1 A 2 G 1 G 2A G 2B LOW The output logic is opposite to the input because of the active-LOW convention. (Red shows the selected line).

Parity Generators/Checkers Parity is an error detection method that uses an extra bit appended to a group of bits to force them to be either odd or even. In even parity, the total number of ones is even; in odd parity the total number of ones is odd S with odd parity = S with even parity = The ASCII letter S is Show the parity bit for the letter S with odd and even parity.

Parity Generators/Checkers Parity generator/checker