NET+OS 6.1 Training. GPIO APIs NET+OS 6.1 Signal Multiplexing System tradeoffs affecting pin count at design-time. –NS9750 unit cost reduced by conserving.

Slides:



Advertisements
Similar presentations
Porting a SimpliciTI TM application to Another Platform Mike Claassen FAE/AFA Summit 2Q, 2010.
Advertisements

IEEE 1284 I/O. IEEE 1284 Overview Four parallel port interfaces through ENI 40 pins Uses external latching transceivers Host-side only No IEEE negotiation.
purpose Search : automation methods for device driver development in IP-based embedded systems in order to achieve high reliability, productivity, reusability.
8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
1 ECE 372 – Microcontroller Design Parallel IO Ports - Outputs Parallel IO Ports E.g. Port T, Port AD Used to interface with many devices Switches LEDs.
MC68HC11 System Overview. System block diagram (A8 version)
Lizard Labs Peripheral Reflex System
ARM development environment Modified Content Philips LPC2106 ARM chip ARM target board PSPad customised development environment Troubleshooting.
Chapter 10 Supporting I/O Devices. You Will Learn…  How to install peripheral I/O devices  How to use ports and expansion slots for add- on devices.
Renesas Electronics America Inc. © 2011 Renesas Electronics America Inc. All rights reserved. RX210 Multi-Function Pin Controller (MPC) Ver
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
RS232 Serial and Parallel Interfaces
NS Training Hardware. System Controller Module.
MSP432™ MCUs Training Part 5: Digital Peripherals
WSN Training: Intro to WSN & Mote Kits 1 Feb 2007 MTS3x0CA or MTS3x0CB? Probably most of you have the MTS300CBs and MTS310CBs. While they are largely identical.
ECE 265 – LECTURE 12 The Hardware Interface 8/22/ ECE265.
NET+OS 6.1 Training. BSP NET+OS 6.1 BSP Initialization Memory map New features Debugging Porting Issues.
1 EKT 225 MICROCONTROLLER I CHAPTER 3 I/O PORT PROGRAMMING.
How Hardware and Software Work Together
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Embedded Systems Design 1 Lecture Set 6 I/O Ports.
Bus structures Unit objectives Describe the primary types of buses, and define interrupt, IRQ, I/O address, DMA, and base memory address Describe the features.
SDR Test bench Architecture WINLAB – Rutgers University Date : October Authors : Prasanthi Maddala,
NET+OS 6 BSP How and why it was restructured Changes to memory map New features How to port to custom hardware.
LPC2148 Programming Using BLUEBOARD
EE 446 Project Assignment Top Design Sensor Components Pin Assignment and Configuration Completed Physical Setup Project Tasks.
The integrated Development of Embedded linux and SOC IP
Volume. 1-the idea of the program is to increase, decrease the volume. 2-the program does the following: A-PF8:decrease the volume B-Pf9:increase the.
GPS based time synchronization of PC hardware Antti Gröhn
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
2006 Chapter-1 L3: "Embedded Systems - Architecture, Programming and Design", Raj Kamal, Publs.: McGraw-Hill, Inc. 1 Hardware Elements in the Embedded.
NETOS5.1 Training NS7520 Overview NETOS5.1 Overview BSP Changes BSP & Board Configurations Build File Changes for GHS Makefile Changes for GNU Linker Files.
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
What’s new in NET+Works 6.2. Major NET+OS 6.2 features New Development Tools Support for the NS9360 Security Features Discovery Tools USB memory class.
NS7520.
Ethernet Driver Changes for NET+OS V5.1. Design Changes Resides in bsp\devices\ethernet directory. Source code broken into more C files. Native driver.
ECS642U Embedded Systems Digital I/O William Marsh.
© 2008 RoboRubik1 11 Technical Communication Skills Practicum Theory of Operation and Hardware Design Narrative.
NS Training Hardware. Serial Controller - UART.
Input-Output Organization
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
7/23 Coldfire 5211 Signals and IO Multiplexing Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee
Microcontroller Intel 8051 [I/O Ports]. Pin out of the 8051 –40 pin package –32 pins are used for the 4 ports. –V CC / V SS –ALE Address Latch Enable.
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
By James Cockrell and Justin Loveless
NS Training Hardware Traffic Flow Note: Traffic direction in the 1284 is classified as either forward or reverse. The forward direction is.
Chapter 8: Installing Linux The Complete Guide To Linux System Administration.
PC Maintenance: Preparing for A+ Certification Chapter 14: Configuring Devices in Windows.
Net+Os v5.1 with GHS 3.5 & GNU. What it is… Inter Release that allows you to run Net+Os on 7520 based targets… The BSP has been restructured to make it.
Voice Controlled Home Automation System Group 13 Zhe Gong Hongchuan Li.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
FIGURE 4.1 SOC System Overview.. FIGURE 4.2 Memory Map Representation for an Intel Platform.
THE MOST SUCCESSFUL C2000 MCU
Lizard Labs Peripheral Reflex System
Voice Controlled Robot by Cell Phone with Android App
8051 Pin - out PORT 0 PORT 1 PORT 2 PORT 3.
Vinculum II Development Modules
195E Serial Interface SECTION 9 - Serial Interface.
Copyright © Infineon Technologies AG All rights reserved.
ZCU102 (Xilinx Zynq Ultrascale+
GPIO General Purpose Input/output Tiva C TM4C123GH6PM
NS Training Hardware.
IOT Product Diagrams and Specifications
Microcomputer Systems 1
NET+OS 6.1 Training.
NS Training Hardware.
8051 Micro Controller.
NS Training Hardware.
Presentation transcript:

NET+OS 6.1 Training

GPIO APIs

NET+OS 6.1 Signal Multiplexing System tradeoffs affecting pin count at design-time. –NS9750 unit cost reduced by conserving pins. –Applications select their function multiplexing based on system requirements. See HW Ref Manual. NS9750 multiplexing includes: –Serial –IEEE-1284 –LCD –Timers, DMA, Interrupts –GPIO

NET+OS Legacy Support Signal Multiplexing not addressed in legacy product. –Drivers would configure as needed. –Last come / Last served It’s always good to be the last thread spawned.

NET+OS 6.1 Compile Time API One header file contains all the multiplexing settings. –Multiplexing errors are caught at compile time. –System verification tool. –Located in Platform directory: gpio.h Either assign a group or leave it internal. –Pins with all functions internal are GPIO enabled

Multiplexing Serial Four serial ports A through D, map to “/com/0” through “/com/3” –2, 4, 6, 8 wire applications –SPI

Multiplexing LCD The LCD can be configured: –4, 8, 18, 24 bit –Dual 4 or 8 bit applications LCD Line End signal can be routed separate. –Not required in all LCD applications.

Multiplexing IEEE-1284 IEEE-1284 –Some signals available on primary or alternate pins

Other Multiplexing USB Over-current USB Power Relay Ethernet CAM 2 DMA channels 16 Timers 4 IRQ’s

GPIO Pins All unassigned pins are available for GPIO –Defaults to inputs –Can be set to output, initial value 0 or 1. Two convenience functions –MCgetGPIOpin –MCsetGPIOpin

Review Current gpio.h Easy and Fast BSP customization. Remove multiplexing dependencies from the drivers.