MICROPROCESSOR DETAILS 1 Updated April 2011 ©Paul R. Godin prgodin gmail.com.

Slides:



Advertisements
Similar presentations
The CPU The Central Presentation Unit What is the CPU?
Advertisements

Computer Architecture
Microprocessors A Beginning.
Microprocessors and Interfacing
Microprocessors.
Parul Polytechnic Institute
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
The 8085 Microprocessor Architecture
Introduction to Microprocessors (CS 45) Session Microprocessor - 2.
Microprocessor and Microcontroller
The 8085 Microprocessor Architecture. Contents The 8085 and its Buses. The address and data bus ALU Flag Register Machine cycle Memory Interfacing The.
I/O Unit.
Processor System Architecture
The CPU. Parts of the CPU Control Unit Arithmetic & Logic Unit Registers.
BLOCK DIAGRAM OF INTEL 8085 GURSHARAN SINGH TATLA
TK 2633 Microprocessor & Interfacing
Room: E-3-31 Phone: Dr Masri Ayob TK 2123 COMPUTER ORGANISATION & ARCHITECTURE Lecture 5: CPU and Memory.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Room: E-3-31 Phone: Dr Masri Ayob TK 2633 Microprocessor & Interfacing Lecture 1: Introduction to 8085 Assembly Language.
Gursharan Singh Tatla Block Diagram of Intel 8086 Gursharan Singh Tatla 19-Apr-17.
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
created by :Gaurav Shrivastava
Electrical Engineering Department Engineering College Prince Sattam bin Abdul Aziz University Text Book: - Triebel and Singh, "The 8088 and 8086 Microprocessors",
Basic Architecture Lecture 15. In general, if the number of bits is n, then the number of different combinations of 0s and 1s that can be made is 2 n.
Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.
Fall 2012 Chapter 2: x86 Processor Architecture. Irvine, Kip R. Assembly Language for x86 Processors 6/e, Chapter Overview General Concepts IA-32.
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
Lecture 2 Microprocessor Architecture Image from:
George W. Woodruff School of Mechanical Engineering, Georgia Tech ME4447/6405 ME 4447/6405 Microprocessor Control of Manufacturing Systems and Introduction.
8085. Microcomputer Major components of the computer - the processor, the control unit, one or more memory ICs, one or more I/O ICs, and the clock Major.
MICROPROCESSORS & ORGANIZATION OF 8085
Z80 Overview internal architecture and major elements of the Z80 CPU.
Electronic Analog Computer Dr. Amin Danial Asham by.
Processor Structure and Function Chapter8:. CPU Structure  CPU must:  Fetch instructions –Read instruction from memory  Interpret instructions –Instruction.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Computer operation is of how the different parts of a computer system work together to perform a task.
Computer Architecture Lecture 4 by Engineer A. Lecturer Aymen Hasan AlAwady 17/11/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Structure and Role of a Processor
The 8085 Microprocessor Architecture. What 8085 meant for? 80 - year of invention bit processor 5 - uses +5V for power.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
8085 INTERNAL ARCHITECTURE.  Upon completing this topic, you should be able to: State all the register available in the 8085 microprocessor and explain.
BASIC COMPUTER ARCHITECTURE HOW COMPUTER SYSTEMS WORK.
Block diagram of a computer system Basic components of a computer system using block diagrams: Cpu Memory Input and output unit Evolution of microprocessor.
Microprocessors 3 Buses, Addresses and Machine Cycles 1 Modified April 2011 ©Paul R. Godin prgodin gmail.com.
Gandhinagar Institute of Technology
8 085Microprocessor Temp Reg (8) Accumulator (A reg) Flag flip flops(8) Instruction Register (8) Arithmetic Logic Unit ALU Instruction Decoder and Machine.
Architecture of 8085 Nitin Mishra. Registers Microprocessor Instruction Cache Arithmetic & Logic Unit Control Unit Bus Interface Unit Data Cache Instruction.
نظام المحاضرات الالكترونينظام المحاضرات الالكتروني The 8085 Microprocessor Architecture.
Unit Microprocessor.
8085 Microprocessor Architecture
COURSE OUTCOMES OF Microprocessor and programming
BLOCK DIAGRAM OF INTEL 8085.
8085 INTRODUCTION The features of INTEL 8085 are :
The 8085 Microprocessor Architecture
Basic Processor Structure/design
Gunjeet Kaur Dronacharya Group of institutions
Introduction to microprocessor (Continued) Unit 1 Lecture 2
The 8085 Microprocessor Architecture
8086 Microprocessor.
Introduction of microprocessor
8085 Microprocessor Architecture
..
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Number Representations and Basic Processor Architecture
8085 Microprocessor Architecture
The 8085 Microprocessor Architecture
8085 Microprocessor Architecture
Register sets The register section/array consists completely of circuitry used to temporarily store data or program codes until they are sent to the.
Computer Architecture Assembly Language
Computer Operation 6/22/2019.
Presentation transcript:

MICROPROCESSOR DETAILS 1 Updated April 2011 ©Paul R. Godin prgodin gmail.com

Internal Diagram of a Basic MPU 2

ALU (Arithmetic Logic Unit) 3

ALU The ALU performs many of the functions that involve arithmetic and logic operations. –Arithmetic: Add Subtract –Logic AND OR XOR Incrementing a number 4

The basic Arithmetic component can only perform addition, yet it can perform all other operations: Subtraction: Adding the 2’s compliment Multiply: Adding or shifting the value multiple times Divide: Subtracting or shifting the value multiple times The Arithmetic unit also handles all data manipulation, such as shift left/right, rotate, and the 2’s compliment operations. All ALU results are stored in a register Arithmetic 5

Registers 6

7

Data registers are locations where data is stored temporarily within the microprocessor. There are a larger number of registers in MPUs, each with a specific function. The following slides address the more important registers. 8

Program Counter Register The most important of the registers, the program counter is often referred to as the PC. The Program Counter controls the sequence in which instructions are performed. The count indicates the memory location from which information is to be retrieved. 9

Accumulator Register This is one of the most used registers. Often referred to as the A or Acc register. It has two main functions: –Hold one of the operands before an arithmetic or a logic operation. –Stores the results after the operation. 10

Temporary Register The temporary register is used to transfer data to the ALU. It usually contains the second value required for arithmetic operations. It is often called the Data Register. 11

General Purpose Registers The general purpose registers are used to store various binary values and can be accessed quickly. In our example the data is 8-bit but addresses are 16-bit. Two registers can be combined to store a 16-bit (address) value. These registers are controllable with programming instructions. 12

Stack Register The stack register is used to temporarily store an address. Special register used for sub-routines and when processing interrupts. Different microprocessors use the stack registers in different manners. Sometimes referred to as the Data Pointer. 13

FLAG Register The FLAG register is used to keep track of specific results of arithmetic operations. This includes: –the sign of a result (S) –whether an overflow occurred (CY) –whether the result was zero (Z) –the parity of the result (P) –the auxiliary carry status (AC) Flags are covered in greater detail in another course. 14

Instruction Register This register stores and provides instructions to the instruction decoder. The instruction decoder examines the code and determines which operation needs to be performed. 15

Index Register Also known as the incrementer/decrementer register, used for indexed addressing mode. It modifies the Operand address. 16

Control 17

Control The control section of the MPU is responsible for: –Timing of all components (within and outside the microprocessor) –Clock input –Input and Output traffic flow –External inputs (for example, reset) –Outputs (for example, status) The control section ensures the proper traffic flow on all buses (not all control lines are shown on diagram). 18

Reset In operation The RESET is an externally applied control signal that stops all operation of the microprocessor, and forces the program counter to return to the start (often all zero’s). This causes the program execution to restart at the first memory location. 19

ALE The Address Latch Enable is a control signal used with MPUs that have multiplexed address outputs. It indicates the moment when the lower address is contained on the multiplexed address bus (as opposed to the data). An ALE pulse is generated at the beginning of every machine cycle. The negative edge latches the address in our example. 20

Interrupt The microprocessor can be interrupted from its normal operations to execute instructions from another memory location. There are several interrupt inputs, with each having a priority setting and a restart address. The table on the following page an example of the priority of the interrupts and restarts. 21

Interrupt Priority Example Interrupt Table for the 8085 Microprocessor 22

Interrupt (INTR) Interrupts allows the microprocessor to run a sub- routine, or a different set of instruction. The PC value is pushed to the Stack register When the sub-routine is done, the program continues from where it left off (from the PC). 23

TRAP The TRAP command is the highest level interrupt. TRAP causes the CPU to execute the command located at a specific memory location. Typically, TRAP is used for urgent request. For instance, a shut-down routine. 24

END of Part 2 ©Paul R. Godin prgodin gmail.com