Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU1 Midterm Exam Notes.

Slides:

Advertisements

Similar presentations

1/8/ VerilogCopyright Joanne DeGroat, ECE, OSU1 Verilog Overview An overview of the Verilog HDL.

Advertisements

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.

1 Introduction to VHDL (Continued) EE19D. 2 Basic elements of a VHDL Model Package Declaration ENTITY (interface description) ARCHITECTURE (functionality)

VHDL Refresher ECE 437 April 13, 2015 Motivation ECE 337 is a prerequisite But… –You may have taken 337 a few semesters previous –Breaks causes memory.

L7 – Derivation of State Graphs and Tables – Moore Machines.

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Verification Project 2 Rubric for Plan/Report.

L18 – VHDL for other counters and controllers. Other counters  More examples Gray Code counter Controlled counters  Up down counter  Ref: text Unit.

1/8/ L17 Resolved SiganlsCopyright Joanne DeGroat, ECE, OSU1 Resolved Signals What are resolved signals and how do they work. Resolution???

Why Behavioral Wait statement Signal Timing Examples of Behavioral Descriptions –ROM.

VHDL Intro What does VHDL stand for? VHSIC Hardware Description Language VHSIC = Very High Speed Integrated Circuit Developed in 1982 by Govt. to standardize.

ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)

9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.

IAY 0600 Digitaalsüsteemide disain Event-Driven Simulation Alexander Sudnitson Tallinn University of Technology.

L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.

1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.

L26 – Datapath ALU implementation

1/8/ L23 Project Step 9 - Sequential Machine Copyright Joanne DeGroat, ECE, OSU1 Project Step 9 Beyond the ALU and Datapath. Sequential Machine.

L16 – VHDL for State Machines with binary encoding.

2-Jun-16EE5141 Chapter 3 ä The concept of the signal ä Process concurrency ä Delta time ä Concurrent and sequential statements ä Process activation by.

1/8/ L7 Project Step 3Copyright Joanne DeGroat, ECE, OSU1 Project Step 3 Structural Modeling and the Generate Statement.

Copyright 2009 Joanne DeGroat, ECE, OSU 1 ECE 762 Theory and Design of Digital Computers, II (A real course title: Design and Specification of Digital.

L12 – VHDL Overview. VHDL Overview  HDL history and background  HDL CAD systems  HDL view of design  Low level HDL examples  Ref: text Unit 10, 17,

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

1/8/ L2 VHDL Introcution© Copyright Joanne DeGroat, ECE, OSU1 Introduction to VHDL.

L19 – Resolved Signals. Resolved Signals  What are resolved signals In systems In VHDL Resolution – Isn’t that for resolving conflicts?  Ref: text Unit.

8/30/2012Copyright Joanne DeGroat, ECE, OSU1 Using ModelSim under LINUX.

Digital System Projects

1/8/ L16 Timing & Concurrency III Copyright Joanne DeGroat, ECE, OSU1 Timing & Concurrency III Delay Model foundations for simulation and.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)

L20 – Register Set. The 430 Register Set  Not exactly a dual ported register set, but a dual drive register set.  Ref: text Unit 10, 17, 20 9/2/2012.

9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.

IAY 0600 Digital Systems Design Event-Driven Simulation VHDL Discussion Alexander Sudnitson Tallinn University of Technology.

1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 7 Behavioral modeling of a dual ported register set.

1/20/ L8 Language Overview III Copyright Joanne DeGroat, ECE, OSU1 Language Overview III The finish of a grand tour of the language.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 6 Step 3 in behavioral modeling. Use of packages.

State Machine Design with an HDL

Basic Language Concepts

IAY 0600 Digitaalsüsteemide disain

ECE 4110–5110 Digital System Design

IAY 0600 Digital Systems Design

Behavioral modeling of a dual ported register set.

Copyright Joanne DeGroat, ECE, OSU

Copyright Joanne DeGroat, ECE, OSU

Project Step 2 – A single bit slice of the ALU

Instructions to get MAX PLUS running

L19 – Register Set.

Copyright Joanne DeGroat, ECE, OSU

Project Step 1 Due – see webpage

L21 – Register Set.

L25 – Datapath ALU.

MicroBaby Datapath.

How do you achieve deterministic concurrent simulation.

Timing & Concurrency II

Copyright Joanne DeGroat, ECE, OSU

Beyond the ALU and Datapath. Sequential Machine Modeling exercise.

An overview of the Verilog HDL.

Behavioral modeling of a dual ported register set.

Structural Modeling and the Generate Statement

Project Step 2 – A single bit slice of the ALU

Copyright Joanne DeGroat, ECE, OSU

Timing & Concurrency II

© Copyright Joanne DeGroat, ECE, OSU

Timing & Concurrency II

L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300

The finish of a grand tour of the language.

Copyright Joanne DeGroat, ECE, OSU

Project Step 2 – A single bit slice of the ALU

Structural Modeling and the Generate Statement

Presentation transcript:

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Midterm Exam Notes

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU2 Midterm Exam – ECE762  GENERAL Open book/open notes – suggestion: make up 2 pages of notes from the book and lecture slides (this is an excellent way to review) NO USE OF ANY OUTSIDE ELECTRONIC COMMUNICATION DURING THE EXAM. No Google searches during the exam. The electronic text book can be used. Online lecture slide can be used. Be sure you name is on your exam!!! EE Honor Code applies

What is on the exam  Look at website and topic of lectures Course Intro VHDL Introduction Data Paths 1 & 2 Language Overview I, II, and III Attributes Modeling of leaf units using a dataflow modeling style Know the difference in behavioral modeling, structural modeling, an ARCHITECTURE with only concurrent signal assignment statements in it, etc. Basic concepts of timing and signal updating. Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU3

Modeling  The dataflow style Concurrent signal assignment Selected signal assignment Conditional signal assignment  Structural The component declaration Component configuration Component instantiation Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU4

Timing simulation cycle/resolution  Understand the simulation cycle and updating the projected output waveform  Know what a driver is and its significance  Know VHDL resolution  Know the state machine design methodology  Know the IEEE floating point standard How to convert from base 10 to floating point representation and how to convert back. Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU5

Transactions  Know the difference between transactions and events.  Know the difference between signals and variables. Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU6

Know datapath operation  Concept of dual ported registers  The difference between accumulator architectures and a general register configuration. Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU7