TRIO-CINEMA 1 UCB, 2/08/2010 CINEMA Solar Array Design Review Yashraj Khaitan David Glaser Kevin Jenkins Chris Pasma Space Sciences Laboratory University.

Slides:



Advertisements
Similar presentations
What determines impedance ?
Advertisements

Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.
Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
HEAT PUMPS.
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
CPE495 Computer Engineering Design I Emil Jovanov Electrical and Computer Engineering The University of Alabama in Huntsville Introduction to PCB Design.
Mechanical Status of ECAL Marc Anduze – 30/10/06.
1 Peter Monaghan“Hall C January 2011 Users Meeting”15 th January 2011 SHMS Wire Chamber Update RECAP from August Review: Vendor price quote 5x larger than.
Customized equipment for Printed circuit board industry Microelectronic industry Solar cell industry.
Knowledge to Shape Your Future Electric / Gas / Water Information collection, analysis and application MekElekItroniks Design Review Battery Charger Project.
Printed Circuit Board Design
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
Daniel Miller Joe Quesada Justine Lazo
LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Chip Carrier Package as an Alternative for Known Good Die
Transition Board Redesign aka: The Connector Project Project Manager: Ashley Walker Teammates: Brad Westgate and Bryn Hollen NASA Mentor: Dr. F. Scott.
The printed circuit board (PCB) design
SPP FIELDS V5 Antenna Mechanical Peer Review David Glaser, Paul Turin, Jeremy McCauley, John Bonnell, Dennis Seitz SSL UCB 7/17/13.
SPP FIELDS V5 Antenna Mechanical Peer Review Draft 2 David Glaser, Paul Turin, Jeremy McCauley, John Bonnell, Dennis Seitz SSL UCB 7/17/13.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
1 HV Bias Power Patch Panel for Scintillator KLM Gerard Visser Xiaowen Shi overview Schematics layout Parts.
Current ILC work at Fermilab Electrical Engineering Dept.
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 13: PCB Design Oct 12, 2010 Some material from Mark Brehob.
Click to edit Master subtitle style 4/25/12 Thermal Management By using PLPCB technology with HEAVY Copper in PCB Pratish Patel CEO, Electronic Interconnect.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
Setting up the Ricoh C305 Press F5 to start the Presentation
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
Slide 1Susanne KyreTracker week, October 2005 TEC/TOB bias bonds Susanne Kyre University of California, Santa Barbara.
Part II: Using PCB Layout Software – Custom Component Libraries
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
Intro to MicroControllers : Stellaris Launchpad Class 4: PCB Schematic Design & Board Layout.
V. Cindro, Jožef Stefan Institute, Ljubljana, Slovenia DAQ, DCS, Power Supply and Cables Review CERN, March Electrical PP1 Basic features Electrical.
HV connection for a Common GEM foil design Aiwu Zhang
Marc Anduze – 09/09/2008 Report on EUDET Mechanics - Global Design and composite structures: Marc Anduze - Integration Slab and thermal measurements: Aboud.
— Test board for CBM01B2 baby detectors — Anton Lymanets & Johann Heuser CBM collaboration meeting GSI, 27 February 2008 Microstrip detector testing at.
Part IV: Finishing The Layout – Finishing Touches and Design Rule Check September 24-28, 2012 Carol Lenk Introduction to Prototyping a LED Driver.
Chamber construction Construction Tools Production sites Assembly Sequence (“travelers”) Manpower P. Campana LNF – LHCb Muon EDR Cern April 16 th, 2003.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
TRIO-CINEMA 1 UCB, 2/08/2010 Solar Array Kevin Jenkins Mechanical Engineering Space Sciences Laboratory University of California, Berkeley.
Low Mass Rui de Oliveira (CERN) July
MFT WG5: ladder disk and global assembly Stéphane BOUVIER & Sébastian HERLANT MFT WG7: Mechanics and Thermal studies Jean-Michel BUHOUR & Emili SCHIBLER.
David Bailey Gluing. Silicon /pcb assembly Previously Using Sony Robot and precision dispenser Have established acceptable glue dot parameters Dot electrical.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
TRIO-CINEMA 1 UCB, 8/10/2010 CINEMA Project Update Thomas Immel UCB/SSL Space Sciences Laboratory University of California, Berkeley.
1 LAPPD Team meeting 6/10/2010 Ossy Siegmund, Experimental Astrophysics Group, Space Sciences Laboratory, U. California at Berkeley Integration of Front-End.
CubeSat for Ions, Neutrals, Electrons and Magnetic Fields PI Robert Lin, SSL Project Manager Thomas Immel, SSL Systems Engineer Chris Pasma, SSL Mechanical.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
TRIO-CINEMA 1 UCB, 2/08/2010 End of Summer Review Kevin Jenkins Mechanical Engineering Space Sciences Laboratory University of California, Berkeley.
TRIO-CINEMA 1 UCB, 2/08/2010 ClydeSpace Electronic Power System Yashraj Khaitan Space Sciences Laboratory University of California, Berkeley.
 A PCB is printed circuit board, also known as a printed wiring board. It is used in electronics to build electronic devices. A PCB serves 2 purposes.
Year 8 Fuse Tester Design & Technology PCB Information Fixed value resistors 470R = Yellow, Purple, Brown This component is soldered directly onto the.
Optical InterLinks LLC (OIL)----- GuideLink ™ Polymer Waveguide Products Multichannel Monolithic Data Network Monitoring Taps Using OIL’s Polymer Waveguide.
Origami and Cooling 24th September 2012 C. Irmler (HEPHY Vienna) Joint PXD and SVD Meeting Göttingen.
Status of EPS Battery configuration finalized Solar panel layout –finalized Solar panel Substrate is ready for bonding EM – fabricated and Completed the.
Andrei Nomerotski 1 Flex Status & AID A.Nomerotski, 18 June 2010.
Workshop How to make a PCB
TRIO-CINEMA 1 UCB, 2/08/2010 System Design Dave Curtis UCB/SSL Space Sciences Laboratory University of California, Berkeley.
Sierra Assembly Technology Inc.
Printed Circuit Board Design
Daniel Miller Joe Quesada Justine Lazo
Basic Electronic Assembly and Test
Gluing jigs for Demonstrator
Soldering process 1 Add the soldering material on the soldering pad of speaker in order to solder the wire on the speaker.
Integration issues at IHEP
HPS Motherboard Electronic Design
What determines impedance ?
Product Training Module
Custom Switch and Value Added Capabilities
Presentation transcript:

TRIO-CINEMA 1 UCB, 2/08/2010 CINEMA Solar Array Design Review Yashraj Khaitan David Glaser Kevin Jenkins Chris Pasma Space Sciences Laboratory University of California, Berkeley

TRIO-CINEMA 2 UCB, 2/08/2010 Solar Array Design Agenda AGENDA Electrical Design Requirements Schematic Overview Current Calculations Issues Developmental Plans Layer Images Mechanical Design and Assembly Panel Assembly TASC Electrical Tests Encapsulant Array Design (Time Permitting)

TRIO-CINEMA 3 UCB, 2/08/2010 Solar Array Design Agenda Electrical Design

TRIO-CINEMA 4 UCB, 2/08/2010 Panel Size: Each panel covers ~ 8cm x 8cm area with 24 cells on a panel Blocking: Blocking diodes need to be used to prevent back biasing shadowed cells Magnetic Effects: Cells need to be wired to minimize generated magnetic torque Monitoring: Array temperatures need to be monitored during operation. Requirements

TRIO-CINEMA 5 UCB, 2/08/2010 Schematic

TRIO-CINEMA 6 UCB, 2/08/2010 Overview Panel Size: The panels are 3.465” x 3.420” Blocking: SOD-123 blocking diodes are placed on each cell pair to prevent reverse current in shadowed cells Magnetic Effects: Diagonal routing on middle and bottom layers cancels the generated magnetic torque Monitoring: LM is used to monitor temperatures on the board Contacts between cell and PCB: Wide copper traces have been placed to maximize contact area. Mounting holes have been placed on the PCB for epoxy filling

TRIO-CINEMA 7 UCB, 2/08/2010 Current Calculations Via current: The current permissible in the smallest via (12mil) is A Trace current: The current permissible in the traces (12mil wide) is A

TRIO-CINEMA 8 UCB, 2/08/2010 Issues Trace Currents: Trace widths need to be adjusted to handle higher currents (672mA/Panel) Layout software giving trouble with multiple trace widths Testing PCB: Jumpers have not been installed on this PCB to verify current levels of individual cell pairs or particular traces The only way of testing current levels is to not mount the diodes and short those terminal pads Connectors: The connector used on each panel is a 6 pin connector and the one used on the EPS is also 6 pin However, the EPS connects to two panels at a time

TRIO-CINEMA 9 UCB, 2/08/2010 Development Plans Prototype this design with a PCB layout company - Have quote for $520 for 10 boards Test the board by checking current levels, temperature of cells, efficiency of cells under different operating temperatures. Harness needs to be made to connect 6 pin terminals of two panels to a single 6 pin connector on the EPS Interface board with the EPS to test MPPT operation

TRIO-CINEMA 10 UCB, 2/08/2010 Layer Images (All Layers)

TRIO-CINEMA 11 UCB, 2/08/2010 Top Layer: Copper connections with cell

TRIO-CINEMA 12 UCB, 2/08/2010 Middle and Top Layer (Negative Terminal)

TRIO-CINEMA 13 UCB, 2/08/2010 Middle Layer: Negative Terminal

TRIO-CINEMA 14 UCB, 2/08/2010 Bottom and Top Layer: Positive Terminal

TRIO-CINEMA 15 UCB, 2/08/2010 Bottom Layer: Positive Terminal, Diode Mounting

TRIO-CINEMA 16 UCB, 2/08/2010 Bottom and Middle Layer

TRIO-CINEMA 17 UCB, 2/08/2010 THANK YOU

TRIO-CINEMA 18 UCB, 2/08/2010 Mechanical Design

TRIO-CINEMA 19 UCB, 2/08/2010 Panel Size: Each panel covers ~ 8cm x 8cm area with 24 cells on a panel Cells must be glued to panel with structural and electrical integrity Cells should last for nominal 1-year mission duration Requirements

TRIO-CINEMA 20 UCB, 2/08/2010 Basic Approach borrowed from other projects –Custom PCB –Glue TASC Cells to PCB Basic Approach

TRIO-CINEMA 21 UCB, 2/08/2010 Assembly Procedure Option 1 –Start with PCB, with TASC contacts ~1.5mm holes in back for structural epoxy application –Apply silver epoxy to PCB contacts –Place solar cell appropriately on PCB, allow to cure for 2 hours at 80C –Use syringe to apply Scotchweld 1838 epoxy through back-holes Option 2 Scotchweld 1838 may be applied along with silver epoxy, eliminating need for thru-holes and separate cure, if logistics allow. –Issues may include air escape and epoxy mixing After silver epoxy and Scothweld 1838 have dried –Technicians will solder top pad of each TASC rectangle to the adjacent PCB pad.

TRIO-CINEMA 22 UCB, 2/08/2010 Backup Slide Silver Epoxy Electrical DataVoltage (V)Current (mA) More Epoxy (5 drops ~2mm) Less Epoxy (5 Drops ~1mm) No Epoxy (control) Control Cell with Epoxy (5 drops ~1mm) Electrical Performance of Silver Epoxy (Adhesive left over from THEMIS (expired)

TRIO-CINEMA 23 UCB, 2/08/2010 TASC Assembly Jig

TRIO-CINEMA 24 UCB, 2/08/2010 TASC Electrical Testing

TRIO-CINEMA 25 UCB, 2/08/2010 Reference Data for Solar Cell Performance 24 pairs have been chose for first 2 panels

TRIO-CINEMA 26 UCB, 2/08/2010 CV Encapsulant Nusil markets substance as –“for electronic and space applications requiring low outgassing and minimal volatile condensables." –for "...applications such as solar arrays where clarity and low volatility are important." We want to do UV tests soon to determine extent of protection Procedure: Mix encapsulant 1:1 (by weight) and place in vacuum chamber to deaerate Apply encapsulant to finished PCB with camel-hair brush Thickness: "historically our satellite manufactures utilize a >0.005 " bond line." –Nusil technical sales Allow assembly to cure C (manufacturer specification)

TRIO-CINEMA 27 UCB, 2/08/2010 Solar Array Design (If time allows) See SolidWorks Model of CINEMA