12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

Slides:



Advertisements
Similar presentations
Hardware Integration of the Prototype Wes Grammer NRAO September 24-26, 2012EOVSA Prototype Review1.
Advertisements

ATLAS Module building at Glasgow
ESODAC Study for a new ESO Detector Array Controller.
ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Sept 25, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
E. Hazen, Boston University BU Meeting, Apr. 6, 2001 Front-end Readout of the CMS Hadronic Forward Calorimeter (HF) Conceptual Design (Summary) by Eric.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
21 Sept 2009 Markus Friedl Electronics 1 Electronics 2 Machine Shop HEPHY Scientific Advisory Board Meeting.
SLHC - WP7 Barrel UPDATE on LAYOUT OF SERVICES AT THE BARREL ENDS OPTO PCBS: Sketches describe options after discussion with Tony Weidberg ( ) Preference.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
SALTRO TPC readout system Presented by Ulf Mjörnmark Lund University 1.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
The ALICE Forward Multiplicity Detector Kristján Gulbrandsen Niels Bohr Institute for the ALICE Collaboration.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
High Voltage 8- Channel Board [HV8CB] Vihtori Virta Design Review.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
Status of NA62 straw electronics Webs Covers Services Readout.
At the HERA collider in Hamburg an experiment (ZEUS) has been built to study electron-proton collisions. For the near future an upgrade of this experiment.
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
Compton Trigger Design Update Tanja Horn Compton Working Group 6 June 2008.
An Idea of Next Sci-ECAL Prototype for FNAL Beamtest Feb Sci-ECAL meeting S. Uozumi (Kobe)
AHCAL Physics Prototype. The Electronics Part Mathias Reinecke for the AHCAL developers DESY, March 2nd, 2010.
DCS meeting27.Sep.2002 Serguei Zelepoukine (IHEP, Protvino) Contents: 1. Front-end electronics: problems & solutions. 2. DCS cabling outside the ECAL detector.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
Possible types of module Si/W CALORIMETER CONCEPT Si/W CALORIMETER CONCEPT G.Bashindzhagyan Moscow State University June 2002 Internal structure (not in.
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
1 Connections Central Building North End West End Pr Qr Pr Qr Pr Qr GClocking GC alignment Sc *10 Sa Pr Inj. Timing SystemDOL inputDOL outputLocal InputLocal.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
1 G. Aielli for the RPC community. General information  BOE to be delivered in September  Detector design is over  Production facility reviewd and.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
MobiDick4 progress report Carlos Solans. Introduction MobiDICK is a complete test bench for super-drawers Will be used during the maintenance in the long.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
PADME Front-End Electronics
Results with the RPC system of OPERA and perspectives
The Jülich Digital Readout System for PANDA Developments
Electronics for Range System Prototype Tests
CALICE Readout Board Front End FPGA
09/02/2006 Muon week HV and LV systems status for Magnet Test S. Braibant, P. Giacomelli, M. Giunta.
Front-end and VME / VXI readout electronics for ASICs
Readout electronics for aMini-matrix DEPFET detectors
Hall A Compton Electron detector overview
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
Work packages status in Torino and perspectives
Front-end electronic system for large area photomultipliers readout
Lecture 18 PicoBlaze I/O Interface
RPC Front End Electronics
Testbeam status report
ASPID (Application of Silicon Photomultipliers to Imaging Detectors)
RPC FEE The discriminator boards TDC boards Cost schedule.
TOF & BB FEE Safety Review
SALTRO16 activities in Lund
Possible types of Si-sensor: SILICON CALORIMETRY FOR A LINEAR COLLIDER G.Bashindzhagyan, Il Park August Silicon sensor.
A Beam telescope for the EMC testbeam
Custom Mezzanine for the MTF7 Processor
We are working on developing “cheap” RTD monitoring channels for the CMS Phase-2 requirements. The channels will provide the complete readout for 4-wire.
Presentation transcript:

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann 1.Design goal. 2.Detector 3.Cable Problems. 4.Front Panel. 5.Block Diagram. 6.Board Layout. 7.Bus connection. 8.Conclusions. SIlicon Strip DEtector REadout Module

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann Detector Detector: 640 x 384 strips c.a. 7cm x 4cm active area c.a. 80 us readout time up to 5 m cable

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann Detector Connector and Cable DETECTOR side READOUT side

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann K channel input S channel input LEMO input GTB Display Trigger Bus ECL input or output LEMO output GTB

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann Block Diagram

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann Connection to Trigger bus and GTB

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann Experiment Setup 1

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann Experiment Setup 2

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann Time Scale Four Prototypes are assembled and tested. FPGA VHDL completed. Detector temperature sensor readout not ready. DSP software ready. 10 new modules are in production.