David Bailey, Manchester. Themes  Hardware MAPS DAQ Glue/Mechanics  Physics Ongoing studies Eagerly anticipated results and upcoming conferences  Future.

Slides:



Advertisements
Similar presentations
Maurice Goodrick & Bart Hommels, University of Cambridge WP2.2 - Study of data paths on ECAL Slab Paths between VFE Chips and the FE Chip : Clock and Control.
Advertisements

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
Maurice Goodrick & Bart Hommels, University of Cambridge ECAL DIF: Issues & Solutions Readout Architecture.
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
CALICE Dave Bailey. Aims and Objectives Develop the technology to build a high- resolution tracking calorimeter for ILC experiments Main thrusts: –Testbeam.
Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea Status of the Data Concentrator.
Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect Making the interconnections between the Slab component PCBs (“ASUs”) is.
11 May 2007UK DAQ Status1 Status of UK Work on FE and Off-Detector DAQ Paul Dauncey For the CALICE-UK DAQ groups: Cambridge, Manchester, Royal Holloway,
1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.
David Bailey Manchester. Summary of Current Activities UK Involvement DAQ for SiW ECAL (and beyond) “Generic” solution using fast serial links STFC (CALICE-UK)
DOOCS framework for CALICE DAQ software Valeria Bartsch, Tao Wu UCLRHUL.
Printed Circuit Board Design
Placing glue dots 18 x 18 (324) dots on 5mm grid takes ~5min.
Update on the Data Acquisition System development in the UK Valeria Bartsch, on behalf of CALICE-UK Collaboration.
CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.
DOOCS DAQ software for the EUDET prototype Valeria Bartsch (UCL) Andrzej Misiejuk (RHUL) Tao Wu (RHUL)
Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.
Development of the DAQ software for the technical prototype: Status & Outlook Valeria Bartsch UCL.
1 Calice UK 17/4/08David Ward Analysis highlights from Argonne meeting  Entirely plagiarised from other people’s talks:  Marcel Reinhard – calibration.
CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 1 Developments and Planning towards 1 m 3 Technological DHCAL Prototype Didier.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
Future DAQ Directions David Bailey for the CALICE DAQ Group.
Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Why Multi-Rows? Assuming 9x9 cm Silicon Wafers: 4 wafers on an 18x18cm.
AHCAL Electronics. Status Commissioning and Integration Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 12th, 2010.
AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.
Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.
Marc Anduze – 09/09/2008 Report on EUDET Mechanics - Global Design and composite structures: Marc Anduze - Integration Slab and thermal measurements: Aboud.
Cristina Lo Bianco - LLR Cosmics test for the W-Si prototype (CALICE) Why the test in cosmics? The cosmics test-bench DAQ for the cosmics test-bench All.
08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.
Silicon /pcb assembly R Thompson, J Freestone LAL 3 June 08.
Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.
R&D for a 2nd generation AHCAL prototype LCWS 2007 – DESY Hamburg Mathias Reinecke on behalf of the AHCAL partners.
24 Mar 2009Paul Dauncey1 CALICE-UK: The Final Curtain Paul Dauncey, Imperial College London.
EUDET JRA3 ECAL in 2007 : towards “The EUDET module” C. de La Taille IN2P3/LAL Orsay.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
David Bailey Gluing. Silicon /pcb assembly Previously Using Sony Robot and precision dispenser Have established acceptable glue dot parameters Dot electrical.
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London CALICE a calorimeter.
Status & development of the software for CALICE-DAQ Tao Wu On behalf of UK Collaboration.
Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY CALICE (ECAL) / EUDET DAQ: DIF and LDA Status.
CALICE meeting LYON 2009, Hervé MATHEZ Yannick ZOCCARATO 1 PCB DEVELOPMENTS AT IPNL (PCB and ASIC) PCB for 1m2 of RPC with HR2 William TROMEUR, Hervé MATHEZ,
1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
AHCAL Electronics. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE Days DESY Hamburg, March 31st, 2009.
ECFA Workshop, Warsaw, June G. Eckerlin Data Acquisition for the ILD G. Eckerlin ILD Meeting ILC ECFA Workshop, Warsaw, June 11 th 2008 DAQ Concept.
Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.
DHCAL Jan Blaha R&D is in framework of the CALICE collaboration CLIC08 Workshop CERN, 14 – 17 October 2008.
AHCAL Integration. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE week Lyon IPNL, Sept. 16th – 18th, 2009.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
Bart Hommels for the DIF WG Electronics/DAQ for EUDET, DESY DIF status AHCAL, DHCAL, ECAL DIF prototypes Ongoing developments & plans.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
Marc Anduze – EUDET Meeting – PARIS 08/10/07 Mechanical R&D for EUDET module.
Maurice Goodrick, Bart Hommels CALICE DAQ, UCL DIF & intermediate board Intermediate board: Power distribution (& pulsing?!)‏ Clock fanout Level.
DIF – LDA Command Interface
CALICE DAQ Developments
Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,
Introductory remarks David Ward
CALICE meeting 2007 – Prague
Status of the DHCAL DIF Detector InterFace Board
Test Slab Status CALICE ECAL test slab: what is it all about?
ECAL SLAB Interconnect by FFC: Intro
Status of the Data Concentrator Card and the rest of the DAQ
C. de La Taille IN2P3/LAL Orsay
Valeria Bartsch UCL David Decotigny LLR Tao Wu RHUL
CALICE/EUDET Electronics in 2007
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
CALICE meeting 2007 – Prague
First thoughts on DIF functionality
Presentation transcript:

David Bailey, Manchester

Themes  Hardware MAPS DAQ Glue/Mechanics  Physics Ongoing studies Eagerly anticipated results and upcoming conferences  Future DevDet etc.

MAPS  Selected highlights... Anne-Marie

DAQ  Hardware Marc Maurice/Bart  Software Valeria & Tau

DAQ Architecture PC LDA CCC-link ODR Data-link DIF ASICs DIF ASICs DIF ASICs … Clock / Fast Control ODR Store

LDA Hardware Delivered

LDA Hardware

Firmware

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect DAQ Architecture - Overall view ODR LDA SLABDIFSLABDIFSLABDIFSLABDIFSLABDIFSLABDIF LDA ~150 VFE ASICs on each side of SLAB

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Why Multi-Rows? How to read them out – single path or in 4 rows? Per ASU: L ~ 720mm, C ~ 72pFPer ASU: L ~ 180mm, C ~ 18pF Per Slab of 9 ASUs: L ~ 6.5m, C ~ 650pF Per Slab of 9 ASUs: L ~ 1.6m, C ~ 160pF Do these look BIG ?? ASU(n) 4 rows ASU(n+1)ASU(n) Single path

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect We have been looking at using “Bridges” to jumper multiple connections between adjacent ASUs The Bridge would be soldered onto pads on the ASU (or DIF) PCB Each Bridge would provide connections Up to 4 Bridges fit in the width of an ASU … 1 per path would be an ideal solution

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect Short FFC (Flat,Flexible-Cable) Bridges make connections on a 1mm pitch – OK for at least 120 connections FFC-Bridge ASU Alternatively the Bridges can be thin PCBs, also with 1mm pitch connections. This gives a mechanical as well as electrical joint PCB-Bridge ASU 800um Solder Track Solder Track

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Where we are FFC-Bridges: we have 250 cut, 250 on roll Top View Under View Thin traces on Kapton backing

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Where we are ASU-Test PCB: we have 15 Top View 180 x 180mm – as current ASU size Interconnect region 400um 4 identical rows of differential tracks connecting 36 way interconnect pads on left and right Can be sliced into 4 sections, so provides for many trials Differential tracks have a range of spacings & other charcteristics to test signal propagation and cross-talk Central region thickened to 800um

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect – Where we are Using the IR Re-work station 3 bits of ASU-Test being joined: reflow of 2 nd and 3 rd

Maurice Goodrick & Bart Hommels, University of Cambridge ECAL SLAB Interconnect: Conclusions There are major advantages in using Bridges: ● Removes major bottleneck in number of connections ● Promises greater reliability ● Rework likely to be easier There’s a lot to be done: ● We are trying out many things ● LAL Mechanical Prototype will also test PCB-Bridge mechanics We are finding answers: ● 1mm pitch connections with continuity and no shorts ● IR re-flow looking very good: ● ERSA Re-work station OK ● Home-brew Imaging IR source may fit well into large-scale assembly procedures: full width re-flow, multiple heads,…

DOOCS overview hardware User Interface Program Interface Middle Layer Hardware interface 3 layers common APIs modular design multi protocol (RPC, TINE, EPICS, shared memory) device level (~200 server types) middle layer (FSM, FB, DAQ)

ENS naming service Example: CALICE.ECAL/ODR/ODR1/STATUS

ENS naming service: hierachical DAQ system LDA PC e.g. ECAL Slab DIF ODR Driver Opto Opto send data to DIF by wrapper through ODR and LDA (have switch to configure debugging modes which go directly to the LDA or DIF) ENS naming service can signal connections by additional properties, e.g. for device DIF: CALICE.ECAL/DIF/DIF1/ODR_CON CALICE.ECAL/DIF/DIF1/LDA_CON CALICE.ECAL/DIF/DIF1/DEBUG_MODE

Example of monitoring GUI

Glue/Mechanics  Sticky stuff

The baseboard before overlaying glass plate

Ø1.6mm Glass Plate #2 0.2 sec per dot Mid spacers under plate Ø2.0mm Ø2.5mm Ø3.6mm

12 x 6 sec on CALICE test board Two boards sandwiched together, 66µm gap Interpad links cut on top board Resistances between overlapping pads measured – <0.005Ω per pad

Physics  Neural Networks Neural Networks  G4 physics lists and data G4 physics lists and data

26Calice UK 17/4/08 David Ward Upcoming Conferences and Plans  Upcoming Conferences CALOR’08 (Pavia, May) ECFA ILC Workshop (Warsaw, 9-12 June) NDIP 2008 (Aix les Bains, June) ICHEP’08 (Philadelphia, 29 July-5 August) PSD8 (Glasgow, 1-5 September) IEEE (Dresden, October) IPRD08 (Siena, 1-4 October)  16 Abstracts submitted to CALOR’08; 4 to ICHEP.  Papers/Analysis notes ECAL Commissioning paper (Anne-Marie) ECAL electron response paper (Cristina) Three AHCAL notes planned “Final” ScEcal note on 2007 data

Future  DevDet UK involved in ECAL and DAQ workpackages ○ Low level participation to keep our fingers in the pie...  STFC SOIs Due in May MAPS and DAQ under consideration