Instructor: Evgeniy Kuksin Preformed by: Ziv Landesberg Duration: 1 semester.

Slides:



Advertisements
Similar presentations
A “BTeV” Hybrid Pixel Telescope for MTest David Christian May 4, 2007.
Advertisements

Data Dependencies Describes the normal situation that the data that instructions use depend upon the data created by other instructions, or data is stored.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Analog-to-Digital Converter (ADC) And
Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.
ADC and DAC. Reason for Signal Conversion digital AD2 DA1.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Analog-to-Digital Converters
Analog-to-Digital Converters Lecture L11.2 Section 11.3.
Data Acquisition for Biofeedback System Using LabVIEW Midterm Presentation Performed by Rapoport Alexandra Supervised by Eugene Rivkin Technion Department.
1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
PowerBench Programmable Power Supply Dror Lazar Moran Fishman Supervisor: Boaz Mizrahi Winter Semester 2009/10 HS DSL.
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
Engineering 4862 Microprocessors Lecture 26 Cheng Li EN-4012
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
High Speed Digital Design Project SpaceWire Router Student: Asaf Bercovich Instructor: Mony Orbach Semester: Winter 2009/ Semester Project Date:
Solid State Electricity Metrology
Diffuse Optical Tomography Optimization and Miniaturization ECE 4902-Spring 2014 Thomas Capuano (EE&BME), Donald McMenemy (EE), David Miller (EE), Dhinakaran.
LabVIEW Program and Data Flow Review LabVIEW Robotics Fundamentals.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
Data is sent to PC. Development of Front-End Electronics for time projection chamber (TPC) Introduction Our purpose is development of front-end electronics.
Students:Alexander Kinko Roni Lavi Instructor:Inna Rivkin Duration:2 Semesters Midterm Presentation Part 1 - Spring 2008 Midterm Presentation Part 1 -
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.
High Speed Digital Systems Lab. Agenda  High Level Architecture.  Part A.  DSP Overview. Matrix Inverse. SCD  Verification Methods. Verification Methods.
Instructor: Evgeniy Kuksin Preformed by: Ziv Landesberg Duration: 1 semester.
ELEC4601 Microprocessors Lab 2 Tutorial Signal Waveforms and Parallel port programming.
1 Data-Converter Circuits A/D and D/A Chapter 9 1.
Wireless communication Emmanuel Gyebison. Transmission Signals must be converted into digital values, using a circuit called ADC (Analog to Digital Converter),
Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,
Presenters: Genady Paikin, Ariel Tsror. Supervisors : Inna Rivkin, Rolf Hilgendorf. High Speed Digital Systems Lab Yearly Project Part A.
Electrocardiogram (ECG) application operation Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012 Characterization.
Performed by: Ziv Landesberg Instructor:Evgeniy Kuksin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל.
Angle of Incidence Detection Team Members: Chris Bridges and Gary Porres Project Adviser: Dr. Kent A. Chamberlin.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  An ability to sample analog voltage signal range from -12 V to 12 V via BNC;  An ability to reconstruct.
Digital Control CSE 421.
Advanced Hardware/Software Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Adapted Systems.
Prestenters : Ehab Shakour Gaby Shakour Instructor : Moni Orbach.
Portable Heart Attack Detector (PHAD) Final Presentation
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
PowerBench Programmable Power Supply Dror Lazar Moran Fishman Supervisor: Boaz Mizrahi Winter Semester 2009/10 HS DSL.
1 Lab. 12 Signal transmission with two boards  The system: –Use DSP to conduct processing in this lab. DigitalAnalog a(n)a(n) DigitalAnalog DAC ADC PC.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
1 Lab. 11 Modulation/demodulation with RF module  The system: Digital Analog  a(n)a(n) Filter Digital Digital filter (SRRC) Digital Analog  Filter Digital.
Instructor: Evgeniy Kuksin Preformed by: Ziv Landesberg Duration: 1 semester.
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
A versatile FPGA based photon counter and correlator sudersan dhep meet’16.
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
IMPLEMENTING RISC MULTI CORE PROCESSOR USING HLS LANGUAGE - BLUESPEC LIAM WIGDOR INSTRUCTOR MONY ORBACH SHIREL JOSEF Winter 2013 One Semester Mid-term.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Spring 2006CSE 597A: Analog-Digital IC Design Scan-Flash ADC Low Power, High-Throughput AD Converters Melvin Eze Pennsylvania State University
Digital to analog converter [DAC]
Digital Control CSE 421.
EMG-HUMAN MACHINE INTERFACE SYSTEM
Status of the DHCAL DIF Detector InterFace Board
RTL Design Methodology
Combiner functionalities
Lecture 18 SORTING in Hardware.
SKIROC status Calice meeting – Kobe – 10/05/2007.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
RTL Design Methodology
RTL Design Methodology
RTL Design Methodology
RTL Design Methodology
RTL Design Methodology
RTL Design Methodology
Presentation transcript:

Instructor: Evgeniy Kuksin Preformed by: Ziv Landesberg Duration: 1 semester

Bio potential detector measures the electric potentials on the surface of living tissue. Bio potential detection is useful in many medical application such as ECG, EMG, AND EEG MONITORS. Therefore is also useful to have the ability to test the Bio potential detector by a bio potential simulator.

 The project goal is to implement a controller of a bio exponential simulator. The controller should control the signal at the output of the simulator.

host PCB FPGA Material like living tissue

Signal generator (after analog detection and integration ) Signal generator (after analog detection and integration ) FPGA D/A 5382 A/D 7961

 The code on the FPGA shall be divided to two main parts.  The first part is the calibration of the D/As’ m and c registers. This registers should allow to digitally set the slope to 1 and to eliminate the bias.  The second stage is the normal running of the system, which continuously reading values from the dram and sending them to the D/As.

 FPGA that can be programmed using LABVIEW  LVDS card(for debugging)  PCB with 4 DACs and 1 ADC

Reg,addres(always changed at same time) data Wr’ ldac Wait to host DACs timings at calibration value

sdout din sck cnv Start new cycle at host command ADC timings at calibration readclockwriteclockreadwriteclock

Reg,addres(always changed at same time) data Wr’ ldac Wait to busy Repeat 32 times Wait for output stabelize/wanted freq(optional) Dacs timings at normal runing value read Read next 32 Values from dram

Stage 1 :build the calibration code Stage 2: write the code of the regular running of the system Stage 3: create the signal generator in labview 15 decemberl30 november15 november31 octoberEstimated date Stage 1 Stage 2 Stage 3 Yellow- means partially done Red- means need to be done