ECE 448: Lab 4 VGA Display The Frogger. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.

Slides:



Advertisements
Similar presentations
1.Obtain laser pointer coordinates 2.Send laser pointer coordinates to laptop through the PS/2 port 3.Pixel Mapping between camera image and laptop screen.
Advertisements

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
ECE FPGA Design: Breakout Semester Project Proposal Derek Rose Richard Wunderlich.
FPGA Breakout Atari 2600 Video Game FPGA Reproduction
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
1 COMP541 VGA Character Terminal Montek Singh Mar 1, 2007.
ECE 448 – FPGA and ASIC Design with VHDL Lecture 13 PicoBlaze I/O & Interrupt Interface.
Wireless Data Acquisition for SAE Car Project by: J.P. Haberkorn & Jon Trainor Advised by: Mr. Steven Gutschlag.
ASPPRATECH.
DIGITAL DESIGN WITH VHDL Exercise 1 1Muhammad Amir Yousaf.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
ECE 448 FPGA and ASIC Design with VHDL
ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.
PS2 Keyboard Interface Using Spartan-3 Starter Kit Board
Lab 2: Capturing and Displaying Digital Image
Game Design Creating a game called PING Phase 3: Steps for building basic game.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
1 4-Integrating Peripherals in Embedded Systems (cont.)
Presented by : Maya Oren & Chen Feigin Supervisor : Moshe Porian Lab: High Speed Digital System One Semester project – Spring
Video Monitor Uses raster scanning to display images –Beam of electrons illuminates phosphorus dots on the screen called pixels. Starting at the top of.
ECE 448: Lab 6 VGA Display (mini chess game). Video Graphic Array (VGA) Resolution: 640x480 Display: 16 colors (4 bits), 256 colors (8 bits) Refresh Rate:
Virginia Commonwealth University School of Engineering DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING Embedded Systems-EGRE 631 TECHNO* Toward an Interactive.
Introduction to Experiment 5 VGA Signal Generator ECE 448 Spring 2009.
1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.
Spring Introduction  Today’s tutorial focuses on introducing you to Xilinx ISE and Modelsim.  These tools are used for Verilog Coding Simulation.
EE4OI4 Engineering Design UP1core Library Functions.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 1 VGA Synchronization ECE 448 Lecture 9.
Serial Link Game Team 1 Levi Balling, Robert Christensen, James Lewis 9 RS232 Team 1CS 3710.
Introduction to VGA 數位電路實驗 TA: 吳柏辰 Author: Trumen.
ECE 449: Computer Design Lab Coordinator: Kris Gaj TAs: Tuesday session: Pawel Chodowiec Thursday session: Nghi Nguyen.
FPGA Design Flow Based on Using Seven-Segment Displays,
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 2 Animation ECE 448 Lecture 9.
ECE FPGA Microprocessor Design Erik Lee, Edward Jones, Emily Kan.
Introduction to Experiment 7 Sorting Using PicoBlaze ECE 448 Spring 2010.
ENG2410 Digital Design LAB #5 Modular Design and Hierarchy using VHDL.
Graduation project (Hardware Project) Prepared By : Sadiq Al-Haj M.Abu-baker.
ECE 448: Lab 4 VGA Display Mini-Pacman. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
ECE 448: Lab 4 VGA Display. Bouncing Ball.. Organization and Grading.
Computer Engineering 4OI4 Project Proposal James Gurunlian Clarence Ngai
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
ECE 448: Lab 5 VGA Display. Breaking-Bricks..
Figure 10.1 Color CRT and Phosphor Dots on Face of Display.
Design & Implementation VHDL ET062G & ET063G Lecture 7 Najeem Lawal 2012.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 3 Animation ECE 448 Lecture 11.
Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Project initiation: NOV 2014 PROJECT’S MID PRESENTATION.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
ECE 448 Lab 3 FPGA Design Flow Based on Xilinx ISE and ISim. Using Seven-Segment Displays, Buttons, and Switches.
ECE 448: Lab 4 VGA Display Snake Game. Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics.
ECE 448 Lab 3 FPGA Design Flow Based on Xilinx ISE and Isim. Using Seven-Segment Displays, Buttons, and Switches.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 3 Animation ECE 448 Lecture 11.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL VGA Display Part 5 The Complete Pong Game ECE 448 Lecture 13.
LAB #5 Modular Design and Hierarchy using VHDL
VGA Display Part 1 VGA Synchronization
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
RTL Design Methodology
Microprocessor and Assembly Language
EEL 3705 / 3705L Digital Logic Design
Lecture 16 PicoBlaze I/O & Interrupt Interface
ECE 448: Lab 4 VGA Display Mini-Pacman Game.
Lecture 18 PicoBlaze I/O Interface
ECE 448: Lab 6 Using PicoBlaze Fast Sorting Class Exercise 2.
Getting Started with Vivado
Introduction to VGA Digital Circuit Lab TA: Po-Chen Wu.
Lecture 13 PicoBlaze I/O & Interrupt Interface
Using FPro SoC with customized hardware cores
VGA Display: VGA Synchronization & Pixel Generation
ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on
Presentation transcript:

ECE 448: Lab 4 VGA Display The Frogger

Flexibility in the Second Part of the Semester Lab 4: VGA display (2 weeks) – 8 points Lab 5: Computer Graphics (2 weeks) – 8 points Lab 6: PicoBlaze System (2 weeks) – 8 points Lab 7: Logic Analyzer (in class) – 2 bonus points Lab 4: VGA display (3 weeks) – 8 points Lab 5: Computer Graphics or Lab 6: PicoBlaze System (3 weeks) – 8 points Lab 7: Logic Analyzer (in class) – 2 bonus points Schedule A: Schedule B: Total: 24+2 points Total: 16+2 points

Flexibility in the Second Part of the Semester Intended for students who do exceptionally well in the first part of the semester ( ≥ 90% of points for Labs 1-3) An open-ended project proposed by students, the TAs, or the instructor Can be done individually or in groups of two students Schedule: Detailed Specification (1 week) Milestone 1 (2 weeks) Milestone 2 (2 weeks) Final Report & Deliverable (1 week) Schedule A+: Total: 25 points

Expected Project Tasks Schedule A+: 1.Use of at least one complex input/output device VGA display Keyboard or Mouse (USB-HID) Ethernet, etc. 2.Use of on-chip embedded resources: BRAMs, DSP units or External on-board memory or Soft microcontroller core (e.g. Picoblaze) 3. (bonus) Use of PMOD Accessory Boards implementing additional functions, e.g., A/D, D/A, motor drivers, sensors, cameras.

Lab 4 Exercises

6ECE 448 – FPGA and ASIC Design with VHDL Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 12, VGA Controller I: Graphic Nexys3 Reference Manual VGA Port, pages 15-17

7 Lab 4 Exercise 1 Displaying synchronization signals on the oscilloscope

8 Develop a testbench for the circuit, described in the figure on the previous slide. Perform functional simulation, displaying ALL ports of vga_sync component. Synthesize and implement the top-level circuit using provided UCF file Perform timing simulation, displaying ALL ports of vga_sync component. Perform experimental testing using oscilloscope, displaying clk, hsync, vsync. Lab 4 Exercise 1: Tasks

9 Lab 4 Exercise 2 Resolution: 640x480 Display: 8 colors (3 bits), 16 colors (4 bits), 64 colors (6 bits), 256 colors (8 bits) Refresh Rate: 25Hz, 30Hz, 60Hz (frames / second)

Interface

Use of switches

Configuration : 1

Configuration : 2

Configuration : 3

Configuration : 4

Configuration : 5

Configuration : 6

Configuration : 7

Configuration : 8

Specification of coordinates of three objects assuming sw(4)=0

Specification of colors of three objects

Specification of dimensions of the ball

Introduction to Lab 4

Game Objects and Background

Task 1: Create Background (Points: 20%) Maze Color: Blue, Cyan, Black, and yellow Color Generator: Selects colors for the background VGA Controller: Sync generator

Task 2: Display Bricks(Points:10%) Brick Color: Magenta The Bricks should be stationary objects placed at the top of water zone shown above.

Task 3: Display and create movement of “logs” (Points: 15%) The upper row of logs should move horizontally to the right in a wrap-around manner. The lower row of logs should have the exact same movement pattern, but in the opposite direction, i.e., to the left.

Task 4: Display and create movement of character “cars”(Points:15%) The cars should also move in a wrap-around manner, i.e., toward left for the upper row of the cars and toward right for the lower row of the cars.

Task 5: Introduce “The Frog” (Points:25%) The movement of the Frog should be controlled by four push buttons (BTNU for Up, BTND for Down, BTNL for Left, and BTNR for Right). The Frog should move in the direction represented by the button pressed. The goal of the Frog is to reach any of the magenta bricks located at the top without colliding with any of the cars and without falling into the water.

Task 5 : Displaying score and number of lives left on VGA display (Points: 15%) Display the score and number of lives on VGA display. Every forward move on the street should result in 10 points. Each time the Frog successfully rides on any of the logs, 20 points should be added to the total score. The Frog should have three lives initially. Every collision with a car or fall into the water should result in the loss of one life. When the Frog reaches any of the Bricks, this event should pause the game, and YOU WON should be displayed on the VGA display.