A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier

Slides:



Advertisements
Similar presentations
Common-Gate (Base) Amplifier and Cascode Circuits
Advertisements

High efficiency Power amplifier design for mm-Wave
Differential pass transistor pulsed latch Moo-Young Kim, Inhwa Jung, Young-Ho Kwak, Chulwoo Kim 指導老師 : 魏凱城 老師 學 生 : 蕭荃泰彰化師範大學積體電路設計研究所.
1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明 學生 : 黃世一
Ultra-Low-Power Series Voltage Regulator for Passive Microwave RFID transponders 指導教授:林志明 教授 級別:碩一 學生:張家瑋 Giuseppe De Vita, Giuseppe Iannaccone Dipartimento.
1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.
Distributed Power Amplifiers-Output Power and Efficiency Considerations Prasad N. Shastry (S. N. Prasad) 1, Senior Member, IEEE, and Amir S. Ibrahim 2.
Slide 19/3/2002 S. Xie, V. Paidi, R. Coffie, S. Keller, S. Heikman, A. Chini, U. Mishra, S. Long, M. Rodwell Department of Electrical and Computer Engineering,
A Wideband Low Power VCO for IEEE a
Design of Microwave Power Amplifier with ADS Technische Universität Berlin Fachgebiet Mikrowellentechnik Daniel Gruner, Ahmed Sayed, Ahmed Al Tanany,
A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.
An Ultra-Wideband CMOS Low Noise Amplifier for 3–5-GHz UWB System
Rail-to-rail low-power high-slew-rate CMOS analogue buffer
RF CMOS LC-Oscillator With Source Damping Resistors 指導教授 : 林志明 學生 : 劉彥均 Seok-Ju Yun, Chong-Yul Cha, Hyoung-Chul Choi, and Sang-Gug Lee IEEE MICROWAVE AND.
A Dynamic GHz-Band Switching Technique for RF CMOS VCO
1 Wideband LNA for a Multistandard Wireless Receiver in 0.18μm CMOS 指導教授 : 林志明 學生 : 黃世一
A 0.35μm CMOS Comparator Circuit For High-Speed ADC Applications Samad Sheikhaei, Shahriar Mirabbasi, and Andre Ivanov Department of Electrical and Computer.
1 A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER 指導教授:林志明 所長 指導學生:賴信吉 : 彰師大 積體電路設計研究所.
An Ultra-Low-Power Temperature Compensated Voltage Reference Generator Giuseppe De Vita, Giuseppe Iannaccone Custom Integrated Circuits Conference, 2005.
An Ultra-Wideband CMOS VCO with 3~5GHz Tuning Range 指導教授 : 林志明 教授 學 生 : 劉彥均 RFIT IEEE International Workshop on Radio-Frequency Integration Technology,
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
1 A Low-Voltage Folded- Switching Mixer in 0.18-um CMOS Vojkan Vidojkovic, Johan van der Tang, Member, IEEE, Arjan Leeuwenburgh, andArthur H. M. van Roermund,
A filter free class D audio amplifier with 86% power efficiency Muggler, P., Chen, W., Jones, C., Dagli, P., Yazdi, N., ISCAS '04. Proceedings of the 2004.
1 CMOS Temperature Sensor with Ring Oscillator for Mobile DRAM Self-refresh Control IEEE International Symposium on Circuits and Systems, Chan-Kyung.
1 姓名 : 李國彰 指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,
Seoul National University CMOS for Power Device CMOS for Power Device 전파공학 연구실 노 영 우 Microwave Device Term Project.
1 A 56 – 65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS Chan, W.L.; Long, J.R.; Solid-State Circuits, IEEE Journal of.
Design of a GHz Low-Voltage, Low-Power CMOS Low-Noise Amplifier for Ultra-wideband Receivers Microwave Conference Proceedings, APMC 2005.
S. -L. Jang, Senior Member, IEEE, S. -H. Huang, C. -F. Lee, and M. -H
A 12-bit, 300 MS CMOS DAC for high-speed system applications
A Novel 2.4 GHz CMOS Class-E Power Amplifier with Efficient Power Control for Wireless Communications R. Meshkin, A. Saberkari*, and M. Niaboli Department.
1 Power Amplifier With Low Average Current and Compact Output Matching Network 指導老師 : 林志明 學生 : 黃政德 系級 : 積體所研一 IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS,
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
NTU GIEE NanoSiOE 1 Strain-enhanced Device and Circuit for Optical Communication System 指導教授:劉致為 博士 學生:余名薪 台灣大學電子工程學研究所.
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
1 A Low Spur Fractional-N Frequency Synthesizer Architecture 指導教授 : 林志明 教授 學生 : 黃世一 Circuits and Systems, ISCAS IEEE International Symposium.
A 1 Volt CMOS Pseudo Differential Amplifier Apirak Suadet and Varakorn Kasemsuwan Department of Electronics, Faculty of Engineering, King Mongkut's Institute.
A 90nm CMOS Low Noise Amplifier Using Noise Neutralizing for GHz UWB System 指導教授:林志明 教授 級別:碩二 學生:張家瑋 Chao-Shiun Wang; Chorng-Kuang Wang; Solid-State.
1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明 教授 學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.
指導教授:林志明 老師 研究生:林高慶 學號:s
A Single Capacitor Bootstrapped Power Efficient CMOS Driver José C. García, Juan A. Montiel–Nelson Institute for Applied Microelectronics, Department of.
8GHz, lV, High Linearity, Low Power CMOS Active Mixer Farsheed Mahrnoudi and C. Andre T. Salama The Edward S. Rogers Sr. Department of Electrical & Computer.
IEEE Transactions on Circuits and Systems II: Express Briefs
系所:積體電路設計研究所 指導教授:林志明 學生:鄭士豪
1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, ISCAS IEEE International Symposium.
Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II:
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
1 Bus Encoding for Total Power Reduction Using a Leakage-Aware Buffer Configuration 班級:積體所碩一 學生:林欣緯 指導教授:魏凱城 老師 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION.
A Low-Voltage CMOS Rail-to-Rail Operational Amplifier Using Double P-Channel Differential Input Pairs 指導教授:林志明 老師 研 究 生:賴信吉 MAIL :
13-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Thirteen Operational Amplifier Circuits.
1 Ultra-broadband 20.5 – 31 GHz monolithically-integrated CMOS power amplifier 指導教授 : 林志明 教授 學 生 : 劉彥均 A. Vasylyev, P. Weger and W. Simbu¨rger, ELECTRONICS.
class B, AB and D rf power amplifiers in 0,40 um cmos teChnology
A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明 教授 學 生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.
班 級:積體所碩二 學 生:許庭耀 指導教授:易序忠 老師
A Linearized Cascode CMOS Power Amplifier 指導教授:林志明 老師 研究生:林高慶 學號: Ko, Sangwon; Lin, Jenshan; Wireless and Microwave Technology Conference, 2006.
A HIGH-SPEED LOW-POWER RAIL-TO-RAIL BUFFER AMPLIFIER FOR LCD APPLICATION C-W Lu; Xiao, P.H.; Electrical and Computer Engineering, Canadian Conference on.
Charge Recycling in MTCMOS Circuits: Concept and Analysis
1 A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC 班級 : 積體所碩一 學生 : 林義傑 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003.
1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.
學生 : 李國彰 指導教授 : 賴永齡老師 A 1.5V 2.4GHz CMOS Mixer with high linearity ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, December 6-9, 2004.
指導老師:林志明 學生:黃政德 系級:積體所研一
1 An Intelligent Power Amplifier MMIC Using a New Adaptive Bias Control Circuit for W-CDMA Applications 指導教授 : 林志明 系級 : 積體所 研一 姓名 : 黃政德 IEEE JOURNAL OF.
Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.
Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.
Outline Background Hot-Carrier-Induced Issues
Wei-chih A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion IEEE Journal Of Solid-state Circuits, Vol. 40, No. 9,
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Submitted by- RAMSHANKAR KUMAR S7,ECE, DOE,CUSAT Division of Electronics Engineering, SOE,CUSAT1.
Analog CMOS Integrated Circuit Design Opamp Design
Presentation transcript:

A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 8, AUGUST 2003 A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier Tirdad Sowlati, Member, IEEE, and Domine M. W. Leenaerts, Senior Member, IEEE 指導老師:林志明 學生:黃政德 系級:積體所研一

Introduction (1) Oxide breakdown sets a limit on the maximum signal swing on drain. Hot carrier degradation is a reliability issue. It increases the threshold voltage and consequently degrades the performance of the device. Cascode configuration and thick-oxide transistors have been used.

Introduction (2) This work demonstrates a 0.18-um CMOS self-biased cascode RF power amplifier that operates at 2.4 GHz and provides 23 dBm from a 2.4-V supply voltage for Class-1 Bluetooth application. By using standard oxide thickness devices in the process, the design takes full advantage of the technology and its high Ft.

Conventional cascode amplifier and Voltage waveforms versus time

Self-biased cascode amplifier and Voltage waveforms versus time

Bootstrapped cascode amplifier and Voltage waveforms versus time

Two-stage self-biased cascode PA

Simulate output power, gain, and PAE

Conventional and Self-biased Cascode PA

Microphotograph of the PA

Measured Pout , gain, and PAE versus Pin

Pout versus time of continuous operation

Bluetooth spectrum at the output of the PA

SLIDING BIAS TECHNIQUE To improve the linearity of a PA: Operate the PA in class A/AB mode Use a bias boosting or gain boosting at the compression point Employ a de-biasing technique at low and intermediate power levels to have the same gain at the maximum power

Measured Gain and PAE versus Pout for constant/sliding gate bias voltages

Measured phase variations versus inputs power for constant/sliding bias

Conclusion A self-biased cascode topology was applied to reduce hot carrier effects. No performance degradation occurs after ten days of continuous operation under maximum output power conditions. Using a sliding biasing technique on both stages, improve the PAE at low/mid-power level and linearize the PA.