Defects in Semiconductors

Slides:



Advertisements
Similar presentations
M.G. Ganchenkova 1, V.A. Borodin 2, R. Nieminen 1 1 COMP/Laboratory of Physics, Helsinki University of Technology, Espoo, Finland 2 RRC Kurchatov Institute,
Advertisements

CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
CMOS Fabrication EMT 251.
ECE 6466 “IC Engineering” Dr. Wanda Wosik
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Conduction in Metals Atoms form a crystal Atoms are in close proximity to each other Outer, loosely-bound valence electron are not associated with any.
Exam 2 Study Guide Emphasizes Homeworks 5 through 9 Exam covers assigned sections of Chps. 3,4 & 5. Exam will also assume some basic information from the.
CHAPTER 3 CARRIER CONCENTRATIONS IN SEMICONDUCTORS
ECE/ChE 4752: Microelectronics Processing Laboratory
EE415 VLSI Design The Devices: Diode [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Chapter 8 Ion Implantation Instructor: Prof. Masoud Agah
Defects & Impurities BW, Ch. 5 & YC, Ch 4 + my notes & research papers
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Chapter 8 Ion Implantation
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
INTRODUCTION TO SEMICONDUCTORS MATERIAL Chapter 1 (Week 2)
Electric Current. Current Rate at which charge flows through a surface. Ex. If the charge on a capacitor changes by the function Q(t)=6(1-e  0.1t ),
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. ECE 255: Electronic Analysis and Design Prof. Peide (Peter)
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Taklimat UniMAP Universiti Malaysia Perlis WAFER FABRICATION Hasnizah Aris, 2008 Lecture 2 Semiconductor Basic.
Semiconductor Equilibrium
National Science Foundation Identification of an intrinsic difficulty in fabricating efficient power devices Sokrates T. Pantelides, Vanderbilt University,
I.C. Technology Processing Course Trinity College Dublin.
Chapter Intrinsic: -- case for pure Si -- # electrons = # holes (n = p) Extrinsic: -- electrical behavior is determined by presence of impurities.
Post Anneal Solid State Regrowth
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 24, 2010 MOS Model.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
This Materials World Network collaborative program brings researchers (Alford and Mayer) from Arizona State University (ASU) and (D. Adams and N. Tile)
Chaos, Communication and Consciousness Module PH19510 Lecture 8 Entering the Transistor Age.
SILICON DETECTORS PART I Characteristics on semiconductors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 9: September 17, 2014 MOS Model.
DMT 121 ELECTRONIC DEVICES.
Fundamental concepts of integrated-circuit technology M. Rudan University of Bologna.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Doping and Crystal Growth Techniques. Types of Impurities Substitutional Impurities Substitutional Impurities –Donors and acceptors –Isoelectronic Defects.
BASIC ELECTRONICS Module 1 Introduction to Semiconductors
SUPREM Simulation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 18, 2004.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
NanoFab Trainer Nick Reeder June 28, 2012.
Thermal doping review example This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
Transistors and Semiconductors Miracle Makers of Modern Electronics Graphics courtesy intel.com Research at ience/index.html.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
IEEE’s Hands on Practical Electronics (HOPE) Lesson 5: Silicon, Breadboards.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
EE105 - Spring 2007 Microelectronic Devices and Circuits
Introduction to Electronics
CMOS VLSI Fabrication.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Introduction to Silicon Processing Dr Vinod V. Thomas SMIEEE Ref: Section 2.2 ASICs : MJS Smith.
Solid State Synthesis Czochralski Method
G. PellegriniInstituto de Microelectrónica de Barcelona Status of LGAD RD50 projects at CNM28th RD50 Workshop (Torino) 1 Status of LGAD RD50 projects at.
Boron and Phosphorus Implantation Induced Electrically Active Defects in p-type Silicon Jayantha Senawiratne 1,a, Jeffery S. Cites 1, James G. Couillard.
PHYSICAL ELECTRONICS ECX 5239 PRESENTATION 01 PRESENTATION 01 Name : A.T.U.N Senevirathna. Reg, No : Center : Kandy.
Overview of Silicon Device Physics
INTRODUCTION TO SEMICONDUCTORS
CMOS Fabrication EMT 251.
Doping. 고려대학교 Center for MNB Sensor Technology 166.
Solid State Devices EE 3311 SMU
LTFY – Physics and Engineering
Prof. Jang-Ung Park (박장웅)
Chapter 8 Ion Implantation
Silicon Wafer cm (5’’- 8’’) mm
Fermi Level Dependent Diffusion in Silicon
Sung June Kim Chapter 19. MODERN FET STRUCTURES Sung June Kim
Defects & Impurities BW, Ch. 5 & YC, Ch 4 + my notes & research papers
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Defects in Semiconductors Presented by Scott Beckman July 29, 2005

High purity silicon High purity materials can be processed Czochralski growth method Single crystals 30cm diameter and meters length High purity, some C, O, B impurities (sufficient for most device applications) Chemical synthesis can produce Si that is “eleven nines” pure (99.999999999%) Production of devices requires controlled introduction of impurities Picture from Dr. Michael L. Turner Chemistry 337 website http://www.shef.ac.uk/~ch1mlt/teaching/chm337/

Doping of silicon Impurities modify electrical properties of silicon n-type semiconductor p-type semiconductor Impurities modify electrical properties of silicon Periodic table from Michael Canov’s website http://www.jergym.hiedu.cz/~canovm/vyhledav/varianty/

Devices on silicon wafers The interaction between regions with different electronic properties enable devices Simplest transistor npn bipolar transistor Modern devices use field effect transistors (FET) which are much more complicated Devices possible due to precise control of doping n p n Photo from National Taiwan Normal University http://www.phy.ntnu.edu.tw/ Chip Name Date Transistors Feature size 8080 1979 29k 6 m 80486 1989 1.2M 1 m Pentium IV 2000 42M 0.18 m Human hair is 100 microns Data from Dwayne H. Moore http://webinstituteforteachers.org/~dmoore/IntroBasicWebDesign/cpu.htm

Patterning silicon Lithographic masks are used to introduce pattern of SiO2 on surface Dopants introduced through oxide free surface Advanced lithoographic techniques allow for sub 0.1 micron features Picture from Britney's Guide to Semiconductor Physics http://britneyspears.ac/lasers.htm

Defects The properties of pure material can’t be controlled Properties of materials can be tailored by adding defects to materials Semiconductor devices possible because: understanding of defects technology to control them Material science is the science of understanding and controlling defects

Experiment and Computation Experimental and computational studies compliment each other Experimental: An exact measurement of an unknown structure Computation: An approximate calculation of an exact structure

Simple bipolar transistor Dope n-type silicon successively with boron and phosphorous

Emitter-Push Effect When P is added by ion implantation, B atoms diffuse 1.3  m 1.8  m 0.2  m Picture after H. Strunk, U. Gosele, and B. O. Kolbesen, Appl. Phys. Lett. V34 P530 (1979)

Diffusion of B in Si Boron will sit on Si site Site to site hopping? Vaccancy assisted diffusion? Crystal of Si mostly void Hard sphere packing fraction 0.34 (66% empty!) Long empty channels Boron relatively small atom Boron will travel by interstitial paths

Experimental study of diffusion Diffusion studied by observation of profile Investigation of characteristic spectra Which path is followed? What are the energies to create and move B interstitial? Is the only one mechanism? Plot from N.E.B Cowern, B. Colombeau, J. Benson, A.J. Smith, W. Lerch, S. Paul, T. Graf, F. Cristiano, X. Hebras, and D. Bolze Appl. Phys. Lett. V86 P101905 (2005).

Computational study of diffusion Study of diffusion pathways and energies by computational methods W. Windl, M.M. Bunea, R. Stumpf, S.T. Dunham, and M.P. Masquelier Phys. Rev. Lett. V83 P4345 (1999).

Diffusion mechanism Diffusion by kick-out mechanism B sitting on Si site Si interstitial kicks B out of site B diffuses through empty interstitial paths B leave interstitial region Long range mechanism Multiple energies Kick-out energy Migration energy Kick-in energy

Enhanced diffusion Diffusion enhancement not due to P, but Si “interstitial wind” Implant Si interstitials B Depth Si Plot from Nicholas Cowern and Conor Rafferty MRS Bulletin June 2000 P39

Problem solved? Carbon can act to trap Si interstitials How does this happen? Exchange SiI for CI? Why does the C interstitials not enhance B diffusion ? S. Mirabella, A. Coati, D. De Salvador, E. Napolitani, A. Mattoni, G. Bisognin, M. Berti, A. Carnera, A.V. Drigo, S. Scalese, S. Pulvirenti, A. Terrasi, and F. Priolo Phys. Rev. B. V65 P045209 (2002).

Carbon trapping C interstitial diffuses until is meets second C on Si site CI +CSi lock together and become immobile C is smaller than Si so strain around CSi Interstitial defects have strain around interstitial atom The CI and CSi strain stabilize one another

Carbon trapping 2 Empirical study of C in Si by Tersoff, 1990. Experimental studies by G. Watkins research group 1980’s. (Song et al. published in 1988)

The Future Computer power continue to increase The speed, accuracy, and breadth of computational methods continues to increase The past ten year has witnessed the rise of ab inito computational methods In the future increased coupling computation and experiment