1 A counter counts Number of elements in counter determines how many different states we need For example, an eight-state counter can count eight steps.

Slides:



Advertisements
Similar presentations
1 A latch is a pair of cross-coupled inverters –They can be NAND or NOR gates as shown –Consider their behavior (each step is one gate delay in time) –From.
Advertisements

Introduction to Sequential Circuits
Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
General Sequential Design
Sequential Circuits Storage elements
CDA 3100 Recitation Week 10.
State-machine structure (Mealy)
State Machine Design Procedure
1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.
1 Design a state machine to display a character of string HELLO using a seven segment display How many state we need? –Five, one for each character –In.
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
Sequential Circuits1 SEQUENTIAL CIRCUITS. Sequential Circuits2 Two Types of Switching Circuits Combinational Circuits –Combinational circuits have only.
1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Sequential Logic Design
Sequential System Synthesis -- Introduction
1 COMP541 State Machines Montek Singh Feb 6, 2007.
Overview Sequential Circuit Design Specification Formulation
Sequential Circuits Problems(I) Prof. Sin-Min Lee Department of Mathematics and Computer Science Algorithm = Logic + Control.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.
ECE 320 Homework #6 Derive the state table and state diagram of the sequential circuit of the Figure below. What is the function of the circuit? A’ A.
Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
Circuit, State Diagram, State Table
Sequential Circuits. Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1.
State Machines.
Sequential Logic Materials taken from: Digital Design and Computer Architecture by David and Sarah Harris & The Essentials of Computer Organization and.
Quiz What are the results of the following 4-bit bitwise logical operations? NOT OR NOR AND
Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.
Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.
ECE 3130 – Digital Electronics and Design Lab 6 State Machines Fall 2012 Allan Guan.
Module : FSM Topic : types of FSM. Two types of FSM The instant of transition from the present to the next can be completely controlled by a clock; additionally,
Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Complete Example.
2017/4/24 1.
EEL-3705 TPS QUIZZES Chapters 6,7,8. Quiz 1 Quiz Design a FSM which implements the state equations given below.
1 ENGG 1203 Tutorial Combinational Logic (II) and Sequential Logic (I) 8 Feb Learning Objectives  Apply Karnaugh map for logic simplification  Design.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
Logic Gates M. AL-Towaileb1. Introduction Boolean algebra is used to model the circuitry of electronic devices. Each input and each output of such a device.
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
Sequential Circuit: Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Introduction to Sequential Logic Design
SEQUENTIAL CIRCUITS Sequential Circuits Sequential Circuits.
IAY 0600 Digital Systems Design
FIGURE 5.1 Block diagram of sequential circuit
Asynchronous Inputs of a Flip-Flop
Assistant Prof. Fareena Saqib Florida Institute of Technology
CSE 140L Discussion Finite State Machines.
CSE 370 – Winter Sequential Logic-2 - 1
Instructor: Alexander Stoytchev
CSE 370 – Winter Sequential Logic-2 - 1
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Instructor: Alexander Stoytchev
IAS 0600 Digital Systems Design
Combinational Circuits
Binary Logic.
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
ECE 352 Digital System Fundamentals
Presentation transcript:

1 A counter counts Number of elements in counter determines how many different states we need For example, an eight-state counter can count eight steps Counter state machine X= Y= Z=

2 Counter need not have always number of states that is equal to a power of 2 Here is a five state counter Is it simpler? Another counter X= Y= Z=

3 Output in a state may depend on state or state and input –Mealy machine: Output depends on both current state and current input –Moore machine: Output depends on current state Thus we have two different circuits to implement –1. Decides what is the next state –2. Decides what is the output Both circuits are combinational States are remembered by memory elements –Latches and Flips-flops are used to remember states And what about output

4 The two sets of circuits are shown Next state logic determines next step based on current state and next input Output logic determines the output based on current state Mealy machine will have slight different structure Overall structure of a State machine Next State Logic INPUTSINPUTS Output Logic OUTPUTSOUTPUTS

5 Design a state machine that will repeatedly display in binary values 1, 3, 5, and 7 Solutions: –How many states we need? –What is the state transition diagram? –What is the output in each state? –What is the next state logic? –Construct the truth table with state variables –Derive the output logic –Draw the circuit Example

6 We need four states, S0, S1, S2, S3 State transitions diagram is State transition table, implementation level state transition table, output table, and implementation level output tables are And the logic equations are Example (contd.) S0S1S2S3 L2 = XY’+XY = XX := X’Y+XY’ L1 = X’Y+XY = YY := X’Y’+XY’ = Y’ L0 = X’Y’+X’Y+XY’+XY = X’+X = 1