Chapter 7 Dataflow Architecture. 7.1 Dataflow Models  A dataflow program: the sequence of operations is not specified, but depends upon the need and.

Slides:



Advertisements
Similar presentations
Dependence Precedence. Precedence & Dependence Can we execute a 1000 line program with 1000 processors in one step? What are the issues to deal with in.
Advertisements

Parallel Processing & Parallel Algorithm May 8, 2003 B4 Yuuki Horita.
Optimizing single thread performance Dependence Loop transformations.
Interaction Modeling for Testing We would generate the test cases based on our understanding of the interactions that may happen. The source is, again,
DATAFLOW ARHITEKTURE. Dataflow Processors - Motivation In basic processor pipelining hazards limit performance –Structural hazards –Data hazards due to.
DATAFLOW PROCESS NETWORKS Edward A. Lee Thomas M. Parks.
ECE 331 – Digital System Design
PLLab, NTHU Cs2403 Programming Languages Implementation Issues Cs2403 Programming Language Spring 2005 Kun-Yuan Hsieh.
CSCI 8150 Advanced Computer Architecture Hwang, Chapter 2 Program and Network Properties 2.3 Program Flow Mechanisms.
Cpeg421-08S/final-review1 Course Review Tom St. John.
Dataflow Process Networks Lee & Parks Synchronous Dataflow Lee & Messerschmitt Abhijit Davare Nathan Kitchen.
(Page 554 – 564) Ping Perez CS 147 Summer 2001 Alternative Parallel Architectures  Dataflow  Systolic arrays  Neural networks.
VLSI DSP 2008Y.T. Hwang3-1 Chapter 3 Algorithm Representation & Iteration Bound.
Course Revision Contents  Compilers  Compilers Vs Interpreters  Structure of Compiler  Compilation Phases  Compiler Construction Tools  A Simple.
Computer Architecture Computational Models Ola Flygt V ä xj ö University
CMPE 511 DATA FLOW MACHINES Mustafa Emre ERKOÇ 11/12/2003.
CS321 Functional Programming 2 © JAS Implementation using the Data Flow Approach In a conventional control flow system a program is a set of operations.
Voicu Groza, 2008 SITE, HARDWARE/SOFTWARE CODESIGN OF EMBEDDED SYSTEMS Hardware/Software Codesign of Embedded Systems Voicu Groza SITE Hall, Room.
High Performance Architectures Dataflow Part 3. 2 Dataflow Processors Recall from Basic Processor Pipelining: Hazards limit performance  Structural hazards.
Computer Architecture Dataflow Machines. Data Flow Conventional programming models are control driven Instruction sequence is precisely specified Sequence.
Department of Computer Science A Static Program Analyzer to increase software reuse Ramakrishnan Venkitaraman and Gopal Gupta.
Object Management Group (OMG) Specifies open standards for every aspect of distributed computing Multiplatform Model Driven Architecture (MDA)
Chapter 8 High-Level Programming Languages. 8-2 Chapter Goals Describe the translation process and distinguish between assembly, compilation, interpretation,
1 Multithreaded Architectures Lecture 3 of 4 Supercomputing ’93 Tutorial Friday, November 19, 1993 Portland, Oregon Rishiyur S. Nikhil Digital Equipment.
Unit-1 Introduction Prepared by: Prof. Harish I Rathod
Static Program Analyses of DSP Software Systems Ramakrishnan Venkitaraman and Gopal Gupta.
Chapter 1 Introduction. Chapter 1 - Introduction 2 The Goal of Chapter 1 Introduce different forms of language translators Give a high level overview.
Chapter 1 Introduction Study Goals: Master: the phases of a compiler Understand: what is a compiler Know: interpreter,compiler structure.
Different parallel processing architectures Module 2.
Muhammed Al-MulhemVisual Languages Visual Programming Languages ICS 519 Paradigms ICS Department KFUPM Feb. 1, 2005.
Computer Architecture Dataflow Machines Sunset over Lifou, New Caledonia.
High Performance Embedded Computing © 2007 Elsevier Lecture 4: Models of Computation Embedded Computing Systems Mikko Lipasti, adapted from M. Schulte.
©Brooks/Cole, 2003 Chapter 1 Introduction. ©Brooks/Cole, 2003 Figure 1-1 Data processor model This model represents a specific-purpose computer not a.
Autumn 2006CSE P548 - Dataflow Machines1 Von Neumann Execution Model Fetch: send PC to memory transfer instruction from memory to CPU increment PC Decode.
Computer Architecture: Dataflow (Part I) Prof. Onur Mutlu Carnegie Mellon University.
Compiler Summary Lexical analysis—scanner – String of characters  token – Finite automata. Syntactical analysis – parser – Sequence of tokens –> language.
Modeling for Testing Interactions
Dataflow Machines CMPE 511
System Software Unit-1 (Language Processors) A TOY Compiler
Conception of parallel algorithms
Function Tables.
Prof. Onur Mutlu Carnegie Mellon University
Fall 2012 Parallel Computer Architecture Lecture 22: Dataflow I
Ch. 2 – Intelligent Agents
What is this “Viterbi Decoding”
Model-Based Testing Model the system
Compiler 薛智文 TH 6 7 8, DTH Spring.
Using the Slope Formula
Independent Variable:
Chapter 6 Intermediate-Code Generation
Relations vs. Functions Function Notation, & Evaluation
C Graphing Functions.
FUNCTIONS X Y.
Low Level Programming Languages
Topic B (Cont’d) Dataflow Model of Computation
Essential Question: How do you construct a data table?
Objective- To use an equation to graph the
Functions and Tables.
Dataflow Model of Computation (From Dataflow to Multithreading)
Lesson 1.7 Represent Functions as Graphs
To get b, triple a and subtract a unit
EXPLICIT RULES: INPUT-OUTPUT FORMULAS
Objective- To graph a relationship in a table.
Well-behaved Dataflow Graphs
Samira Khan University of Virginia Jan 23, 2019
Advanced Computer Architecture Dataflow Processing
Materials Reminders.
Prof. Onur Mutlu Carnegie Mellon University
Lesson 3.3 Writing functions.
Prof. Onur Mutlu Carnegie Mellon University
Presentation transcript:

Chapter 7 Dataflow Architecture

7.1 Dataflow Models  A dataflow program: the sequence of operations is not specified, but depends upon the need and availability of data. data driven  Dataflow concepts: the finest grain level (instruction level parallelism)  DFG (dataflow graph): Figure 7.2

7.1 Dataflow Models (continued)  Two dataflow models: based on firing rule Static dataflow model: Figure 7.3  A node fires only when each of its input arcs has a token and its output arcs are empty. Dynamic dataflow model: Figure 7.5  A node fires only when all its input have tokens and the absence of tokens on its outputs is not necessary.

7.2 Dataflow Graphs  DFG operators: Figure 7.6  DFG control operators: Figure 7.7  Race condition: To eliminate the problem  labels are attached to the data

7.3 Dataflow Languages  Id (Irvine dataflow language)  VAL (Value-oriented Algorithm Language)  HASAL  Lapse  SISAL (Streams and Iteration in Single Assignment Language)

7.3 Dataflow Languages (continued)  The essential features of dataflow language The language should be functional. The language should allow a nonsequential specifications The language should obey the single assignment rule. The language should be no side effects.

7.3 Dataflow Languages (continued) Differences of dataflow languages from conventional languages  The concepts of variables: all variables are values not memory locations  Applicative  Locality of effect  Go to constructs are not required  The iteration structures are somewhat unusual.

7.4 Example Systems  Static architectures MIT static architecture TI’s DDP system LAU  Dynamic architecture Manchester dataflow machine Irvine dataflow machine Demand-driven machine (DDM) Epsilon dataflow processor EDDY MIT/Motorola Monsoon system

7.5 Performance  Figure 7.19  Figure 7.21  Figure 7.22  Table 7.1  Table 7.2  Table 7.3