R3 for ABCN Discussion. 2 17 Feb 2011R3 for ABCN Discussion Regional Readout Level-1 Muon/Calo system identifies a Region of Interest (RoI)Level-1 Muon/Calo.

Slides:

Advertisements

Similar presentations

1 8 Feb 2012Low Latency R3-Data Lower Latency R3-Data: Summary Muons suggest 15us latency is possible with current hardware R3 into ABC → R3-data out HCC.

Advertisements

1 ACES Workshop, March 2011 Mark Raymond, Imperial College. Two-in-one module PT logic already have a prototype readout chip for short strips in hand CBC.

Muon Electronic Upgrade Data Format. 32 bits nODE Architecture: remarks Six 32 input channels nSYNC for each nODE Three nSYNC per GBT LLT implemented.

MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.

1 (Gerard Visser – US Belle II Electronics Meeting 7/15/2011) Belle-II bKLM Readout System Concepts, &c. W. Jacobs, G. Visser, A. Vossen Indiana University.

Requirements for the NSW VMM3 readout ASIC and the NSW Readout Controller ASIC NSW Readout Working Group NSW Electronics Design Reviews, February 2015.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

US Test Beam Results Of Front End Timing T. Ferguson, N. Terentiev* (Carnegie Mellon University) CMS EMU Meeting University of California, Davis Feb 25.

Summary Ted Liu, FNAL Feb. 9 th, 2005 L2 Pulsar 2rd IRR Review, ICB-2E, video: 82Pulsar

MICE Workshop Sept 2004 AFEII for MICE Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs between them. AFE has 8 identical.

Samuel Silverstein Stockholm University L1Calo upgrade discussion Overview Issues  Latency  Rates  Schedule Proposed upgrade strategy R&D.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Distributed Multimedia March 19, Distributed Multimedia What is Distributed Multimedia?  Large quantities of distributed data  Typically streamed.

SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.

High-Level Interconnect Architectures for FPGAs An investigation into network-based interconnect systems for existing and future FPGA architectures Nick.

U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.

High-Level Interconnect Architectures for FPGAs Nick Barrow-Williams.

Copyright © 2000 OPNET Technologies, Inc. Title – 1 Distributed Trigger System for the LHC experiments Krzysztof Korcyl ATLAS experiment laboratory H.

PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.

Claudia-Elisabeth Wulz Institute for High Energy Physics Vienna Level-1 Trigger Menu Working Group CERN, 9 November 2000 Global Trigger Overview.

Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.

14/6/2000 End Cap Muon Trigger Review at CERN 1 Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics.

LHCb front-end electronics and its interface to the DAQ.

1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.

July 17, 2013 CERN T. Flick University of Wuppertal.

DEPT OF MODERN PHYSICS, USTC Electronics System of MC IHEP, Beijing ___________________________________________ Muon Group, USTC, Hefei.

Active Buffer Status in CBM DAQ W. Gao, A. Kugel, R. Männer, G. Marcus, M. Stapelberg, A. Wurz 06 Oct th CBM Collaboration Meeting Split.

2001/02/16TGC off-detector PDR1 Sector Logic Status Report Design Prototype-(-1) Prototype-0 Schedule.

NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.

DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:

Vienna Group Discussion Meeting on Luminosity CERN, 9 May 2006 Presented by Claudia-Elisabeth Wulz Luminosity.

18/05/2000Richard Jacobsson1 - Readout Supervisor - Outline Readout Supervisor role and design philosophy Trigger distribution Throttling and buffer control.

ATLAS Tracking Trigger Matt Warren on behalf of the ATLAS Upgrade community.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

LHCb upgrade Workshop, Oxford, Xavier Gremaud (EPFL, Switzerland)

Straw readout status Status and plans in Prague compared with situation now Choke and error Conclusions and plans.

Pixel structure in Timepix2 : practical limitations June 15, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.

Strips trigger rate Issues & Can the strips achieve the following proposed trigger parameters (proposed following Stanford AUW)? L0 accept rate: 500 kHz.

Analog Trigger for CTA MST CTA MST Trigger & Integration Meeting Berlin, 7 November 2011 Luis A. Tejedor on behalf of GAE-UCM, IFAE & CIEMAT groups 1.

DHH at DESY Test Beam 2016 Igor Konorov TUM Physics Department E18 19-th DEPFET workshop May Kloster Seeon Overview: DHH system overview DHE/DHC.

Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.

EPS HEP 2007 Manchester -- Thilo Pauly July The ATLAS Level-1 Trigger Overview and Status Report including Cosmic-Ray Commissioning Thilo.

L1Calo Upgrade Phase 2 ● Phase 2 Functional Blocks? – Thoughts on L1 “refinement” of L0 ● Simulation framework ● Phase 1 Online SW Murrough Landon 2 February.

Phase2 Level-0 Calo Trigger ● Phase 2 Overview: L0 and L1 ● L0Calo Functionality ● Interfaces to calo RODs ● Interfaces to L0Topo Murrough Landon 27 June.

Some thoughs about trigger/DAQ … Dominique Breton (C.Beigbeder, G.Dubois-Felsmann, S.Luitz) SuperB meeting – La Biodola – June 2008.

ATLAS calorimeter and topological trigger upgrades for Phase 1

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

Digital readout architecture for Velopix

ABC130: DAQ Hardware Status Matt Warren et al. Valencia 3 Feb 2014

L1Calo upgrade discussion

AFE II Status First board under test!!.

TELL1 A common data acquisition board for LHCb

Electronics, Trigger and DAQ for SuperB

Optical data transmission for

APV Readout Controllers DAQ

CoBo - Different Boundaries & Different Options of

Trigger, DAQ, & Online: Perspectives on Electronics

CMS EMU TRIGGER ELECTRONICS

Next steps – with notes from during the meeting 17 March 2016

Cache Memory Presentation I

The First-Level Trigger of ATLAS

Example of DAQ Trigger issues for the SoLID experiment

SVT detector electronics

PID meeting Mechanical implementation Electronics architecture

SVT detector electronics

DATA COLLECTION MODULE II (DCM II) Stratix III

for the trigger subsystem working group:

The LHCb Front-end Electronics System Status and Future Development

TELL1 A common data acquisition board for LHCb

Presentation transcript:

R3 for ABCN Discussion

2 17 Feb 2011R3 for ABCN Discussion Regional Readout Level-1 Muon/Calo system identifies a Region of Interest (RoI)Level-1 Muon/Calo system identifies a Region of Interest (RoI) RoI mapped to set of front-end modulesRoI mapped to set of front-end modules Regional Readout Request (R3) signal is sent ONLY to modules in RoIRegional Readout Request (R3) signal is sent ONLY to modules in RoI Modules readout Regional Data (RD) in a similar manner to normal dataModules readout Regional Data (RD) in a similar manner to normal data Regional data in intercepted on the ROD, forwarded to the track finderRegional data in intercepted on the ROD, forwarded to the track finder Track finder contributes to Level-1 Trigger decisionTrack finder contributes to Level-1 Trigger decision ROD Crate x20 RODs RoI Mapper L1 Muon/Calo Staves RoIs Track Finder L1

3 17 Feb 2011R3 for ABCN Discussion USA15 ROD-Crate RoI/R3 to Stave Flow 1.Muon and/or Calo triggers 2.RoI Mapper - sync/align (Unclear on RoI data format and rate from L1)- sync/align (Unclear on RoI data format and rate from L1) RoI Mapper fanoutRoI Mapper fanout 3.GBT to ROD Crate timing interface (TIM) Unclear GBT data latencyUnclear GBT data latency 4.ROD-crate TIM to ROD, with possible decoding (sent over backplane)(50ns)TIM to ROD, with possible decoding (sent over backplane)(50ns) ROD decode, map, routes to each channel(25ns)ROD decode, map, routes to each channel(25ns) 5.GBT to SMC Unclear GBT fast command and data latencyUnclear GBT fast command and data latency 100m fibre to FE100m fibre to FE Muon Trigger RoI Mapper ROD Calo Trigger SM Stave SM Stave ROD SMC 1700ns150ns 100ns 75ns600ns GroupFanout TIM GBT

4 Working parameters Although large buffers provide for long latencies, it is beneficial to be efficient: More time for trigger decisionMore time for trigger decision Smaller FE buffersSmaller FE buffers Less R3 induced dead-timeLess R3 induced dead-time Latency can be reduced by: Fast R3 distribution (as is reasonable)Fast R3 distribution (as is reasonable) Compress R3-Data to reduce packet countCompress R3-Data to reduce packet count Prioritised R3-Data packet handlingPrioritised R3-Data packet handling 17 Feb 2011R3 for ABCN Discussion

5 R3-Data details Leaves chip ASAPLeaves chip ASAP –Queue jump Data reductionData reduction –E.g. 3 clusters, no width –Cut on cluster width (>3 = discarded) –Total nit/cluster count in packet –1 packet only (or 2, only) Easily identifiable packetEasily identifiable packet –Quick routing on ROD 17 Feb 2011R3 for ABCN Discussion

6 Pipeline L0 Buffer L0 R3 R3 Data Format L1 (L0ID) L1 Data Format Strips Readout Synchronous R3 L1 Derandomise + minimal processing on the ABCN + simple test environment + low latency -Off-detector R3 distribution needs to be fast - Deadtime -More bandwidth for R3 on the stave (more lines, faster) 17 Feb 2011R3 for ABCN Discussion

7 Yes/No R3 + Asynchronous + Simple of buffer management - higher bandwidth than Yes only option 17 Feb 2011R3 for ABCN Discussion L0 Buffer L0 R3 Y L1 (L0ID) L1 Data Format Strips Readout L1 Derandomise R3 Derandomise R3 Data Format Pipeline R3 N RD FIFO

8 Yes only (with L0ID) R3 See Mitch’s diagram very flexible - longest latency 17 Feb 2011R3 for ABCN Discussion

9 Boundaries Useful to setup some working limits (even if they get changed in AUW) L0 rate - 500kHzL0 rate - 500kHz L1 rate - 50kHzL1 rate - 50kHz R3 data volume (simple latency)R3 data volume (simple latency) –1 packet per R3 per ABCN R3 overall latency (queuing time etc)R3 overall latency (queuing time etc) –Max readout time – 50us? R3 Data compression strategies/parametersR3 Data compression strategies/parameters –Report number of hits (or clusters?) - up to 32? Or maybe a course hitmap (1 bit/8)Or maybe a course hitmap (1 bit/8) –Only process clusters <4 strips wide –Only report first 3 clusters 17 Feb 2011R3 for ABCN Discussion

10 Some More Thoughts... Packet inspection?Packet inspection? –May improve intra-chip prioritising R3 deadtime?R3 deadtime? –Dropped packets affects trigger efficiency –Track finder forces L1 for missing R3-Data events –rate reduction Slow chip – 40MHz - only do 80MHz at outputSlow chip – 40MHz - only do 80MHz at output –DDR? –Timing issues? 17 Feb 2011R3 for ABCN Discussion