Minimization in variation of output characteristics of a SOI MOS due to Self Heating Sahil M. BansalD.Nagchaudhuri B.E. Final Year, Professor, Electronics.

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

Silicon on Insulator Advanced Electronic Devices Karthik Swaminathan.
Predictably Low-Leakage ASIC Design using Leakage-immune Standard Cells Nikhil Jayakumar Sunil P. Khatri University of Colorado at Boulder.
Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.
High-K Dielectrics The Future of Silicon Transistors
Design and Implementation of VLSI Systems (EN1600) Lecture08 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Introduction to CMOS VLSI Design MOS Behavior in DSM.
8/29/06 and 8/31/06 ELEC / Lecture 3 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5970/6970) Low Voltage.
Spring 2007EE130 Lecture 43, Slide 1 Lecture #43 OUTLINE Short-channel MOSFET (reprise) SOI technology Reading: Finish Chapter 19.2.
General Overview of Modelling and Test Methodology of HV MOSFET J Rhayem, B Desoete, S. Frere, R. Gillon AMIS Semiconductor Belgium BVBA Westerring 15,
8/30/05ELEC / Lecture 31 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
CMOS Technology Characterization for Analog and RF Design Author : Behzad Razavi Presenter : Kyungjin Yoo.
Digital Integrated Circuits A Design Perspective
Reading: Finish Chapter 6
8/23-25/05ELEC / Lecture 21 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Fred Chen & Lixin Su SOI DRAM Low Power, Multi-Gigabit DRAM Cell Design Issues Using SOI Technology Fred Chen & Lixin Su May 12, 1999 A Presentation for.
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Introduction to CMOS VLSI Design Nonideal Transistors.
Microelectronic circuits by Meiling CHEN 1 Lecture 13 MOSFET Differential Amplifiers.
Simulation of CMOS inverters based on the novel Surrounding Gate Transistors. A Verilog-A implementation. A. Roldán, J.B. Roldán and F. Gámiz Departamento.
Transistor Characteristics EMT 251. Outline Introduction MOS Capacitor nMOS I-V Characteristics (ideal) pMOS I-V Characteristics (ideal)
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
Self-heating investigation of bulk and SOI transistors
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
ECE 1352 Presentation Active Pixel Imaging Circuits
MOSFET Modeling for RF Circuit Design Kenneth Yau MASc Candidate Department of Electrical and Computer Engineering University of Toronto Toronto, ON M54.
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Jan M. Rabaey The Devices Digital Integrated Circuits© Prentice Hall 1995 Introduction.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Microwave Traveling Wave Amplifiers and Distributed Oscillators ICs in Industry Standard Silicon CMOS Kalyan Bhattacharyya Supervisors: Drs. J. Mukherjee.
Leakage current of device HEMT versus MOSFET 이진식.
Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University Auburn, AL 36830, USA Dual-Threshold Design of Sub-Threshold.
MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Junfeng Zhou Wim Dehaene Update of the “Digital EMC project”
Parameters Identification of Embedded PTAT Temperature Sensors for CMOS Circuits MIXDES '07. 14th International Conference on Mixed Design of Integrated.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
Chapter 4 Field-Effect Transistors
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide to MOSFET.
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
Electronic Circuits Laboratory EE462G Lab #5 Biasing MOSFET devices.
PROJECT GUIDE GROUP MEMBERS Dr.B.GOPI,B.E.M.E.Ph.D P.MENAKA G.NIVEDHA M.PAVITHRA M.POORNIMA G.PRIYA 1.
CMOS Analog Design Using All-Region MOSFET Modeling 1 Chapter 11 MOSFET parameter extraction for design.
THE ELECTROTHERMAL ANALYSIS OF A SWITCHED MODE VOLTAGE REGULATOR Krzysztof Górecki and Janusz Zarębski Department of Marine Electronics Gdynia Maritime.
Delivering Success. Modeling 32 V Asymmetric LDMOS Using Aurora and Hspice Level 66 By Alhan Farhanah, Mohd Shahrul Amran, Albert Victor Kordesch Device.
Field Effect Transistors
HW (Also, use google scholar to find one or two well cited papers on symmetric models of MOSFET, and quickly study them.)
Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.
EEL 4304: Electronics II Summer 2009 Dr. Jean H. Andrian.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to MOSCAP*
1 Tai-Cheng Lee Spring 2006 MOS Field-Effect Transistors (MOS) Tai-Cheng Lee Electrical Engineering/GIEE, NTU.
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
ECE 333 Linear Electronics
Submitted by- RAMSHANKAR KUMAR S7,ECE, DOE,CUSAT Division of Electronics Engineering, SOE,CUSAT1.
Chapter 3 Fabrication, Layout, and Simulation.
Review for Final Exam MOSFET and BJT Basis of amplifiers
DR. QUAZI DELWAR HOSSAIN
Analytical Delay and Variation Modeling for Subthreshold Circuits
Analytical Delay and Variation Modeling for Subthreshold Circuits
منبع: & کتابMICROELECTRONIC CIRCUITS 5/e Sedra/Smith
Reading: Finish Chapter 19.2
CNTFET, FinFET and MESFET Md. Rakibul Karim Akanda University of California Riverside, California, USA.
Thermal Modeling for Modern VLSI Circuits
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 20 OUTLINE The MOSFET (cont’d)
Presentation transcript:

Minimization in variation of output characteristics of a SOI MOS due to Self Heating Sahil M. BansalD.Nagchaudhuri B.E. Final Year, Professor, Electronics & Electrical Commn.DA-IICT, Punjab Engineering CollegeGandhinagar, Gujarat Chandigarh, INDIAINDIA

Overview SOI Technology – Benefits and Drawbacks Self heating results in increase in operating temperature Background - efforts to minimize the effect of Self heating Circuit Level – Feedback technique Studying the response of Vth and mobility to change in temperature An idea !!!

SOI MOS Less Capacitance … Faster … Less Power … High Device Temperatures !!!

Effects of Self Heating on the Id – Vds plot

FTGSOIMOS – Feedback Thermal Gradient SOI MOS

FTGSOIMOS response to change in temperature

FTGSOIMOS – Advantages and Drawbacks Useful in circuits with large values of drain current. Variation with temperature is nearly zero Increase in Area Overhead. Not Applicable to modern day circuits with thousands of gates

A look at the BSIM SOI 3 Model Ids, MOSFET = {I ds0 ( 1+ ( V ds V dseff )/V A )}\ ( 1 + R ds I ds0 /V dseff ) U 0( T ) = U 0( T nom) (T/T nom )^ ute V th( T ) = V th( T nom) + ( T/T nom – 1 ) * { K T1 + ( K tl1/ L eff) + K T2* V bseff} K T1, K tl1, K T2 and ute determine the response of Vth and mobility to change in temperature

Contradictory effects of change in Vth and mobility on Drain Current An increase in T results in less values for Vth and mobility Reduced mobility = Reduced Drain Current Reduced Vth = Increased Drain Current

Controlling the change in Vth and Mobility

Advantages No area overhead problems Constant Id-Vds plot over a relatively large range of Vds at small device geometries Disadvantages Controlling the parameters governing the temperature response of Vth and mobility may hamper performance

An idea to be explored If Values of K T1, K tl1, K T2 and ute can be controlled at the technology level then we can have a temperature independent performance of the SOI MOS !!! What effects would altering the values of these parameteres have on other device characteristics..???

References: [1] Su Lisa T. et al “Measurement & Modeling of Self-Heating in SOI NMOSFET’s” IEEE Transaction on Electron Devices, Vol 41 Jan 1994, Pg [2] Pellela M.M et al “On the performance advantage of PD/SOI CMOS with floating bodies” IEEE Transactions on Electron Devices, Vol 49 Jan 2002, Pg 96 – 104. [3] Yu-Ming F. et al “Modeling of Thermal Behavior in SOI structures” IEEE Transactions on Electron Devices, Vol 51 Jan 2004, Pg 83 – 91.

[4] Jeon D.S., Burk D.E. “A Temperature Dependent SOI MOSFET Model for High Temperature application (27C - 300C)” IEEE Transactions on Electron Devices, Sept [5] Berger M. et al “Estimation of Heat transfer in SOI MOSFET’s” IEEE Transactions on Electron Devices Pg 871 – 875, Vol 38, Apr 1991 [6] Nooshabadi et al “A MOS Transistor thermal sub-circuit for the SPICE circuit simulator” 1998 Microelectronics Journal. [7] BSIMSOI 3.1 User’s Manual [8] Sherony M.J. et al “Minimization of Threshold Voltage variation in SOI MOSFETS” Proceedings of 1994 IEEE International SOI conference Pg [9] Groesenken G. et al “Temperature dependence of threshold voltage in thin-film SOI MOSFETS” IEEE Electron Devices letters Pg , Volume 11 Aug 1990.

Thank you !!