Presentation for: ILA October 16, 2007 Producing the next generation of Integrated GPS/eLoran Receivers Integrated eLoran/GPS Receiver Development Platform.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Sundanc e High-tech DSP solutions. Giving you the freedom to design Multiprocessor Technology Ltd SOFTWARE UTILITY TOOLS.
Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
LOGO Lab Supervisor – Dr. WH Lau EE3271 Design Laboratory.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho.
Guitar Effects Processor Using DSP
Embedded DSP Spectrum Analyzer May 0104 April 25, 2001 Teradyne Corp Julie Dickerson Bill Black Prihamdhani AmranEE Ryan ButlerCprE Aaron DelaneyEE Nicky.
© 2013 Atmel 1 SAM D21 Peripheral Touch Controller Noise Immunity.
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
Handheld TFTP Server with USB Andrew Pangborn Michael Nusinov RIT Computer Engineering – CE Design 03/20/2008.
Multidisciplinary Engineering Senior Design Project 6508 Controls Lab Interface Improvement Preliminary Design Review 11/11/05 Team Members: Michael Abbott,
By: Mark Bright and Mike Donaldson.  Project Summary  System Block Diagram  Project Goals  4 Week Progress ◦ Engine side ◦ Thermo side.
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
1 Virtual Traffic Signs Controller Performed by: Shahar Wolf Ido Raz Project instructor: Mony Orbach Technion – Israel Institute of Technology Department.
By: Mark Bright and Mike Donaldson.  Project Goal  Applications of our system  System Block Diagram  Thermal Plant Overiew  Current Progress ◦ Engine.
Chapter 9 Bootloader. Dr. Naim Dahnoun, Bristol University, (c) Texas Instruments 2002 Chapter 9, Slide 2 Learning Objectives  Need for a bootloader.
Coordinate Based Tracking System
The Technion Israeli Institute of Technology Intel Inc. A cooperation of:
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
MUST HAVE SHOULD HAVE COULD HAVE Module # 010. Qi Hardware Objectives Recognize hardware Know how to interface to field equipment Know the 4 different.
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
Anne Mascarin DSP Marketing The MathWorks
Getting Started With DSP A. What is DSP? B. Which TI DSP do I use? Highest performance C6000 Most power efficient C5000 Control optimized C2000 TMS320C6000™
Summer Research Progress: Week 2 – DSP vs FPGA
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
An Enhanced/Permanent Amateur Radio Station Proposal L. McFadin, W5DID K. Banke N6IZW
Page 1 ADAM-6000 Web-enabled Smart I/O Γιάννης Στάβαρης Technical Manager Ιούνιος 26, 2007.
© 2002 The MathWorks, Inc. September 2002 Advanced Embedded Tool capabilities for Texas Instruments DSPs © 2002 The MathWorks, Inc. David Hilf Third Party.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
ECE 477 Design Review Team 2  Spring 2010 Digi-Brush Josh LongCaleb Ayew-ewKatie Schremser.
Team Members: Ruichen Zhao Xhoua Lor Jen-Yuan Hsiao John Marion.
Solar Telematics System ECE 477 Design Review, Team 8, Spring 2012 Paste a photo of team members here, annotated with names of team members. Craig Lechlitner,
 Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design  Schematic and theory of operation.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Embedded Sales Meeting New Product Update. What’s New at Acromag 1. PCIe Industry Pack Carrier 2. Update - cPCI IP Carrier 3. New IP Modules 4. PMC based.
Zach Molden Shamlan Al-Roomi NJ Purevsuren Raied Farash Aadiel Rizvi C ritical D esign R eview.
Concept of Modular Design Module Carriers Embedded or PC-Host Modules A/D,D/A,I/O DSP,FPGA IMAGING,MEMORY Systems Data Acquisition Medical Industrial Control.
Scanning Digital Radar Receiver Ryan Hamor Advisor: Dr. Huggins Bradley University ECE Department 5/02/2006.
Developing a SDR Testbed Alex Dolan Mohammad Khan Ahmet Unsal Project Advisor Dr. Aditya Ramamoorthy.
Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention.
CDR- Digital Audio Recorder/Player Brian Cowdrey Mike Ingoldby Gaurav Raje Jeff Swetnam.
DINO Peer Review 29 October 2015 Command and Data Handling Li, Michael Jayaraman, Vijay Bhatia, Vishal Winkelman, Martin.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
EA PROJETO EM ELETRÔNICA APLICADA Bruno Mourão Siqueira.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Introduction to the C6713 Laurier Boulianne
Getting Started With the Arduino Uno
Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.
GoetzPre-PDR Peer Review October 2013 FIELDS TDS FPGA Peer Review Keith Goetz University of Minnesota 1.
Pushpin Computing System Overview Joshua Lifton et. al Ubicomp class reading Presented by BURT.
Submitted by:.  Project overview  Block diagram  Power supply  Microcontroller  MAX232 & DB9 Connector  Relay  Relay driver  Software requirements.
Fan Assembly Driven by Magnetic Fields
ATLAS Pre-Production ROD Status SCT Version
PROPELLER DISPLAY OF MESSAGE BY VIRTUAL LEDS
PC Mouse operated Electrical Load Control Using VB Application
DSC - fundamente MPU MCU DSP DSC Alternative Freescale
GSM - GPS BASED VEHICLE TRACKING SYSTEM
Microcomputer Systems 1
ECE 3551 Microcomputer Systems 1
A Comparison of Field Programmable Gate
Chapter 9 Bootloader.
Command and Data Handling
Introduction to Arduino
Presentation transcript:

Presentation for: ILA October 16, 2007 Producing the next generation of Integrated GPS/eLoran Receivers Integrated eLoran/GPS Receiver Development Platform

2 Outline Project Overview Receiver Hardware Specs Software Development ‘Process’ Current Status

3 Project Overview Goal: Develop an Integrated eLoran/GPS Development Platform –Relatively low cost. –User upgradeable. –Easily field deployable.

4 Team

5 Hardware Specs 4 channel front end –Allows for various antenna configurations. –Jumper configurable power options to allow a ‘phantom’ DC power supply up the antenna wire. –Jumper configurable 4 stage filter/amp on each channel. Allows up to 8 pole filter with >60db dynamic range. –Digitally controllable gain.

6 Hardware Specs (cont) ADC’s –δ/Δ –16 bit –1.2Msps 4 channels multiplexed into 2 DSP inputs –4 channels can operate simultaneously at up to 600ksps –2 channels can operate simultaneously at up to 1.2Msps

7 Hardware Specs (cont) Floating Point TI DSP –Allows ‘non-embedded’ developers to more easily generate code Memory –16MB SDRAM –1MB Flash

8 GPS uBlox Antaris 4 module –LEA-4h 16 channel WASS and DGPS supported 4Hz position update rate Flash EPROM allows for embedded code configuration

9 I/O Loran RF input-4 BNC GPS RF-SMA External frequency reference-SMA 12V power 6 pin data –2X RS232 tx & rx –GPS 1pps –GND Loran RF GPS RF 10 MHz In Power Data

10 Development Goodies Data tap pins –Post amp/filter –Post ADC 20 pin HPI connector –Allows design of future interface with processor to make DSP slave 14 pin JTAG –Allows for reprogramming embedded code HPI JTAG Front End Headers

11 Mathworks Design Flow CrossRate part of Mathworks ‘partner program’ –Excellent developer support MATLAB->Simulink->RTW->TI Code Composer –Allows for ‘auto’ code generation –With all software tools, a change in the Simulink model can be in the form of embedded code on the target boards in minutes. Plenty of caveats –Need to understand how Simulink generates code in order to make ‘right’ changes to model –RTW doesn’t always generate the most efficient code

12 Overall Project Status Physical Hardware complete and nominally operational Receiver code running on DSP Hardware Driver Library Still being fleshed out. Once drivers are finished a nominal set of receiver algorithms will be loaded and tested.

13 Acknowledgements This was a significant team effort and we appreciate everyone’s input and advice. Mitch Narins-FAA Dr. Don Hummels-UMaine Dr. Greg Johnson-Alion Dr. Peter Swaszek-URI Captain Richard Hartnett-USCGA Dr. David Rubenstein-Maine Aerospace