DAQMB Production Status S. Durkin The Ohio State University Florida EMU Meeting 2004.

Slides:



Advertisements
Similar presentations
Questionnaire Response
Advertisements

Slice Test DAQ. Two Systems Underway There are essentially two systems being designed concurrently: Trackfinder test, and EMU slicetest. Goals of the.
CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.
Endcap Muon meeting: Florida, January 9-10, 2004 J. Hauser UCLA 1 TMB, RAT, and ALCT Status Report Jay Hauser University of California Los Angeles ALCT/Mezzanine.
CSC Muon Trigger September 16, 2003 CMS Annual Review 1 Current Status of CSC Trigger Elements – Quick Summary Jay Hauser, with many slides from Darin.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
S. Durkin, USCMS-EMU Meeting, Oct. 21, 2005 Critical Data Errors S. Durkin The Ohio State University USCMS EMU Meeting, FNAL, Oct. 20, 2005.
5 Feb 2002Alternative Ideas for the CALICE Backend System 1 Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University.
CSC Trigger Report: Results from June 25 ns beam test Production plans Software Darin Acosta University of Florida.
Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Printed by Topical Workshop on Electronics for Particle Physics TWEPP-08, Naxos, Greece / September 2008 MEZZANINE CARDS FOR.
Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.
CMS Emu Meeting, Dec. 6, Electronics Long Term Operations What we learned from Electronics Commissioning G. Rakness U.C.L.A. Dec 6, 2008.
EMU DAQ MotherBoard Jianhui Gu The Ohio State University ESR, CERN, November 2003.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
John Coughlan Tracker Week Feb FED Status FED Production Status Transition Card.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
CSC EMU/Track Finder Clock and Control Board (CCB’2004) Status Plans M.Matveev Rice University August 27, 2004.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
FED Overview VME-FPGA TTCrx BE-FPGA Event Builder Buffers FPGA Configuration Compact Flash Power DC-DC DAQ Interface 12 Front-End Modules x 8 Double-sided.
1.2 EMU Electronics L.S. Durkin CMS Review CERN, September 2003.
Status of NA62 straw electronics Webs Covers Services Readout.
PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
T.Y. Ling EMU Meeting CERN, September 20, 2005 Status Summary Off-Chamber Electronics.
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
DAQMB Status – Onward to Production! S. Durkin, J. Gu, B. Bylsma, J. Gilmore,T.Y. Ling DAQ Motherboard (DMB) Initiates FE digitization and readout Receives.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
S. Durkin, Software Review, March 16, 2006 FED Library S. Durkin The Ohio State University CSC Online Software Review, March 16,2005.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
Electronics Review, May 2001Darin Acosta1 OPTICAL SP 1 Muon Sorter 3  / port card 3  / sector ME1 ME2-ME3 ME4 SR DT TF SP From CSC Port Cards MS MB1.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
CSC Ops/DPG meeting, 05-Oct-2011 Hauser1 ALCT boards for ME4/2 etc.
CPT week May 2003Dominique Gigi CMS DAQ 1.Block diagram 2.Form Factor 3.Mezzanine card (transmitter SLINK64) 4.Test environment 5.Test done 1.Acquisition.
DCC Out of Sync Problems Stan Durkin, Ohio State.
AMC13 Project Status E. Hazen - Boston University
HCAL DAQ Path Upgrades Current DCC Status New DCC Hardware Software
Initial check-out of Pulsar prototypes
Current DCC Design LED Board
Production Firmware - status Components TOTFED - status
CSC EMU Muon Port Card (MPC)
EMU Slice Test Run Plan a working document.
COVER Full production should arrive today
MicroTCA Common Platform For CMS Working Group
ECAL OD Electronic Workshop 7-8/04/2005
University of California Los Angeles
University of California Los Angeles
New Crate Controller Development
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Current Status of CSC Trigger Elements – Quick Summary
CSC Trigger Update Specific issues:
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
ALCT, TMB Status, Peripheral Crate Layout, CSC Event Display
TMB, RAT, and ALCT Status Report
University of California Los Angeles
2 Ball-Grid Array FPGA’s
Fred’s Input to Rice Workshop
FED Design and EMU-to-DAQ Test
Presentation transcript:

DAQMB Production Status S. Durkin The Ohio State University Florida EMU Meeting 2004

S. Durkin, Jan. 9, DAQMB Production EMU Peripheral Crate ESR Nov. 6, 2003 Approved for Production 8-layer PC Board, 2 Ball-Grid Array FPGAs 718 Components/Board

S. Durkin, Jan. 9, Production : Numbers ME 1/2, 1/3, 2/1, 2/2, 3/1, 3/2360 ME 1/172 ME 4/136 SubTotal468 10% spare boards47 Total boards producing515 10% spare parts 10% of spare boards will be built for anticipated swapping, 10% spare parts will be ordered for board repair All Parts Ordered, 99% of Parts in Hand

S. Durkin, Jan. 9, ProductionProduction PC boards will be etched and stuffed commercially Boards will be measured and debugged on computerized tester before and after burn-in at OSU Each board will have a unique ID Board tracking: Microsoft Access

S. Durkin, Jan. 9, Testing Station checks all input and output signals by computer -Exercise 5 CFEB’s and LVMB -CCB,TMB signals mimicked by FPGA on backplane Test Station Built and Working Production Test and Debugging

S. Durkin, Jan. 9, Production Test Software Production Test Software written and tested.

S. Durkin, Jan. 9, Production preparation: Burn in Burn In CDF: C for 8-24 Hrs Sufficient for tantalums failures No sensitivity to semiconductor failure US Military: 125 C for 320 Hrs Chip Makers recommend against this CFEB: 65 C for 24 Hrs Prove to be effective, not damaging Each DMB: 65C for 24 Hrs Test Before and After

S. Durkin, Jan. 9, Pre-Production Boards -11 DAQMB delivered (Nov 19, 2003) -Stuffed commercially, No problems, Work well DAQMB well within Budget Full Production will begin when a Complete Crate of Electronics is tested Costs: PC Board $ 200 Stuffing $ 60 Components $ 750 Mechanical $ 100 Total: $ 1110

S. Durkin, Jan. 9, New Crate Controller Development A VMEbus Controller with Gigabit Ethernet –A custom board designed and developed at OSU –Based on XILINX Virtex-II Pro –Customizable firmware. –Optical transceiver (for Gbit Ethernet) –Communicates with stand-alone PC (in USC55) via Ethernet Advantages Over Dynatem –No operating system or software on the controller. All programming done on stand-alone PC in USC55. –Faster, less expensive: ~ $600 each Status –PC board produced and stuffed –Firmware being developed

S. Durkin, Jan. 9, DDU and DCC Status 540 DMB as inputs (160MB/s) Detector Peripheral Crates AFEB CFEB ALCT 8 SLINK64 as outputs (800MB/s) Expected data rate 1.2 GB/s SLINK64 FED Crate (DDU/DCC) FRL Myrinet 5Gb/s Fibers CMS DAQ USC55 DMB to DDU Gb/s Fibers

S. Durkin, Jan. 9, FED Crate Four 9U Crates 9U X 220mm Board Data Concentration: 15 DMB to 1 DDU 9 DDU to 1 DCC 1 DCC to 2 SLINK64 9 DDU per SLINK (4) 4/5 DDU per SLINK (8) 2/3 DDU per SLINK (16) 1 DDU per SLINK (36) 36 DDU, 4/8 DCC needed DDU C C D Base-line designOptional

S. Durkin, Jan. 9, DDU/DCC custom backplane VME P3 spaces, 6.4 Gbps rated connector Data from DDU to DCC TTC control bus (clock, L1A, command/data) DCCDDUs DCCDDUs

S. Durkin, Jan. 9, DDU-04 Function Collect data from 15 DMB (15*160MB/s), Send data to DCC (640MB/s) Check data, Detect error, send to FMM Spy data by Gigabit Ethernet Capable of SLINK64 Improvements over DDU-02: Earlier error detection Better PCB timing More reliable Higher effective data bandwidth VP20 DMBs Gigabit Ethernet SLINK64 VP20 To FMM DCC

S. Durkin, Jan. 9, DCC Function Merge data from 10 DDU (10*640MB/s), send to CMS DAQ SLINK64 (2*800MB/s) Receive and fan out TTC fast control for the crate Spy data by two Gigabit Ethernet links Expected: Constant 800MB/s on SLINK64 >100MHz DDR FIFO extra 1MB buffer for the SLINK64 error detection ability DDUs VP2 VP20 FIFO SLINK64 Gigabit Ethernet Gigabit Ethernet TTCrx SLINK64

S. Durkin, Jan. 9, StatusStatus DCC PCB Ordered, DDU PCB FPGA firmware: Being Developed System will be ready before 2004 slice test We are confident in the design We are working hard on the system