ECE 545 Project 2 Specification Part I. Adjust your synthesizable code for Project 1 in such a way that it complies with the following requirements: a.

Slides:

Advertisements

Similar presentations

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

Advertisements

ECE 551 Digital System Design & Synthesis Lecture 08 The Synthesis Process Constraints and Design Rules High-Level Synthesis Options.

Altera FLEX 10K technology in Real Time Application.

George Mason University FPGA Design Flow ECE 448 Lecture 9.

Kazi Spring 2008CSCI 6601 CSCI-660 Introduction to VLSI Design Khurram Kazi.

1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.

King Fahd University of Petroleum and Minerals Computer Engineering Department COE 561 Digital Systems Design and Synthesis (Course Activity) Synthesis.

Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.

ECE 699: Lecture 2 ZYNQ Design Flow.

DIGITAL DESIGN WITH VHDL Exercise 1 1Muhammad Amir Yousaf.

Capacitance Sensor Project

Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

ECE 545 Project 1 Part IV Key Scheduling Final Integration List of Deliverables.

RM2D Let’s write our FIRST basic SPIN program!. The Labs that follow in this Module are designed to teach the following; Turn an LED on – assigning I/O.

Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – SoC Simulation Strategy ECE 747.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

Spring Introduction  Today’s tutorial focuses on introducing you to Xilinx ISE and Modelsim.  These tools are used for Verilog Coding Simulation.

SHA-3 Candidate Evaluation 1. FPGA Benchmarking - Phase Round-2 SHA-3 Candidates implemented by 33 graduate students following the same design.

VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.

EE694v-Verification-Lect10-1- Lect 10 - Stimulus & Response Applying input stimulus to a design Creating clock signals Other waveforms Synchronizing inputs.

Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.

1 An Update on Verilog Ξ – Computer Architecture Lab 28/06/2005 Kypros Constantinides.

Presenter : Ching-Hua Huang 2012/6/25 A High-Throughput, Metastability-Free GALS Channel Based on Pausible Clock Method Mohammad Ali Rahimian, Siamak Mohammadi,

Introduction to Experiment 7 Sorting Using PicoBlaze ECE 448 Spring 2010.

Hardware Image Signal Processing and Integration into Architectural Simulator for SoC Platform Hao Wang University of Wisconsin, Madison.

ECE 545 Project 2 Specification. Schedule of Projects (1) Project 1 RTL design for FPGAs (20 points) Due date: Tuesday, November 22, midnight (firm) Checkpoints:

ECE 545 Project 2 Specification. Project 2 (15 points) – due Tuesday, December 19, noon Application: cryptography OR digital signal processing optimized.

1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

Introduction to FPGA Tools

Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.

FPGA Implementation of RC6 including key schedule Hunar Qadir Fouad Ramia.

RTL Design Methodology Transition from Pseudocode & Interface

Edge Detection. 256x256 Byte image UART interface PC FPGA 1 Byte every a few hundred cycles of FPGA Sobel circuit Edge and direction.

Lecture 5B Block Diagrams HASH Example.

Lecture 3 RTL Design Methodology Transition from Pseudocode & Interface to a Corresponding Block Diagram.

ECE 3450 M. A. Jupina, VU, 2016 Capacitance Sensor Project Goal: Creation of a digital capacitance sensor circuit where a variation in capacitance changes.

ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.

ECE 3450 M. A. Jupina, VU, 2016 Capacitance Sensor Project Goal: Creation of a digital capacitance sensor circuit where a variation in capacitance changes.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL FPGA Design Flow based on Aldec Active-HDL FPGA Board.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

ECE 545 Project 1 Introduction & Specification Part I.

ECE 448 – FPGA and ASIC Design with VHDL George Mason University ECE 448 Lab 2 Implementing Combinational Logic in VHDL.

INF3430 / 4431 Synthesis and the Integrated Logic Analyzer (ILA) (WORK IN PROGRESS)

ASIC Design Methodology

Flopoco in LegUp Jenny deng.

RTL Design Methodology Transition from Pseudocode & Interface

Microcontroller Enhancement Design Project

Hash Function Performance Metrics

Testbenches HDL that tests another module: device under test (dut)

FPGA Implementation of Multicore AES 128/192/256

RTL Design Methodology

Implementing Combinational and Sequential Logic in VHDL

Reconfigurable Computing

Testbenches HDL that tests another module: device under test (dut)

ECE 448: Lab 6 Using PicoBlaze Fast Sorting Class Exercise 2.

Project Deliverables ECE 545 – Introduction to VHDL.

ChipScope Pro Software

ECE 699: Lecture 3 ZYNQ Design Flow.

RTL Design Methodology Transition from Pseudocode & Interface

ChipScope Pro Software

RTL Design Methodology Transition from Pseudocode & Interface

THE ECE 554 XILINX DESIGN PROCESS

RTL Design Methodology

RTL Design Methodology Transition from Pseudocode & Interface

Measuring the Gap between FPGAs and ASICs

Assembly Language for Intel-Based Computers, 5th Edition

ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on

THE ECE 554 XILINX DESIGN PROCESS

Presentation transcript:

ECE 545 Project 2 Specification Part I

Adjust your synthesizable code for Project 1 in such a way that it complies with the following requirements: a. your code implements the function of the encryption/decryption unit of RC5 without without key scheduling unit, and without memory of round keys. b. your code has an exact interface shown on the next slide c. your code can be synthesized using Synopsys and TSMC libraries of standard cells for at least the following two sets of RC5 parameters a. RC5 16/24/16 b. RC5 32/12/16 Task 1

Encryption/decryption unit with control & i/o interface clock reset encrypt/decrypt data input data available data read 2w data output write full round number i round key S[2i] round key S[2i+1] 2w2w w wlog 2 (r+1) d. your code implements basic iterative architecture of RC5 and is optimized for the maximum throughput to area ratio. RC5 circuit interface

Prepare a comprehensive testbench capable of verifying the operation of your entire circuit. This testbench should read test vectors containing a. inputs b. round keys, and c. corresponding outputs from a text file. All values should be stored in the hexadecimal notation. Verify the function of your circuit using this testbench. Task 2

Synthesize your code for the following two values of of the RC5 parameters a. RC5 16/24/16 b. RC5 32/12/16, using the following tools and libraries: 1.Synopsys with the 90 nm TCBN90G TSMC library 2.Synopsys with the 130 nm TCB013GHP TSMC library 3.Synplify Pro using the smallest device of the Xilinx Spartan 2 family capable of holding the larger of the two RC5 circuits. Analyze, compare, and discuss the obtained netlists. Task 3

For all synthesized circuits, determine maximum clock frequency maximum encryption/decryption throughput area ratio: maximum encryption/decryption throughput divided by area. Compare, discuss, and explain results obtained for all analyzed cases. Task 4