1 S.K. Dixit 1, 2, X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides 4, G. Bersuker 5, R. Choi 5, and L.C. Feldman 1, 2, 4 1 Interdisciplinary.

Slides:



Advertisements
Similar presentations
6.1 Transistor Operation 6.2 The Junction FET
Advertisements

Electrical transport and charge detection in nanoscale phosphorus-in-silicon islands Fay Hudson, Andrew Ferguson, Victor Chan, Changyi Yang, David Jamieson,
Techniques of tuning the flatband voltage of metal/high-k gate-stack Name: TANG Gaofei Student ID: The Hong Kong University of Science and Technology.
MOSFETs MOSFETs ECE 663.
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
Latent Noise in Schottky Barrier MOSFET
Semiconductor Device Physics Lecture 3 Dr. Gaurav Trivedi, EEE Department, IIT Guwahati.
High-K Dielectrics The Future of Silicon Transistors
Radiation damage in SiO2/SiC interfaces
Chapter 6 The Field Effect Transistor
ECE 4339: Physical Principles of Solid State Devices
Integrated Circuit Devices
Spring 2007EE130 Lecture 33, Slide 1 Lecture #33 OUTLINE The MOS Capacitor: C-V examples Impact of oxide charges Reading: Chapter 18.1, 18.2.
8/29/06 and 8/31/06 ELEC / Lecture 3 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5970/6970) Low Voltage.
Lecture 11: MOS Transistor
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
CHAPTER 5 DEFECTS.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Spring 2007EE130 Lecture 30, Slide 1 Lecture #30 OUTLINE The MOS Capacitor Electrostatics Reading: Chapter 16.3.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
ECE685 Nanoelectronics – Semiconductor Devices Lecture given by Qiliang Li.
Optional Reading: Pierret 4; Hu 3
Wide Bandgap Semiconductor Detectors for Harsh Radiation Environments
Semiconductor Devices 27
ECE 431 Digital Circuit Design Chapter 3 MOS Transistor (MOSFET) (slides 2: key Notes) Lecture given by Qiliang Li 1.
EE 466: VLSI Design Lecture 03.
MURI Total Ionizing Dose Effects in Bulk Technologies and Devices Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton.
UICEngineering Measurement of Interface Traps in HgCdTe and InAs/GaSb Superlattice Metal-Insulator- Semiconductor Structure Michael McGovern UIC REU 2006.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
ECE 875: Electronic Devices Prof. Virginia Ayres Electrical & Computer Engineering Michigan State University
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
Radiation Effects on Emerging Electronic Materials and Devices Leonard C. Feldman Vanderbilt University Department of Physics and Astronomy Vanderbilt.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
Radiation Effects on Emerging Electronic Materials and Devices Leonard C. Feldman Vanderbilt University Department of Physics and Astronomy Vanderbilt.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 30 Metal-Semiconductor Contacts Real semiconductor devices and ICs always contain.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
SILICON DETECTORS PART I Characteristics on semiconductors.
Advanced Materials Research Center, AMRC, International SEMATECH Manufacturing Initiative, and ISMI are servicemarks of SEMATECH, Inc. SEMATECH, the SEMATECH.
ELECTRONICS II VLSI DESIGN FALL 2013 LECTURE 4 INSTRUCTOR: L.M. HEAD, PhD ELECTRICAL & COMPUTER ENGINEERING ROWAN UNIVERSITY.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
6/4/2016 I. Shlimak "C-V characteristics..." 1 Electron tunneling between surface states and implanted Ge atoms in Si-MOS structures with Ge nanocrystals.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Structure and Operation of MOS Transistor
MURI kick-off: 5/10/05 Total-Dose Response and Negative-Bias Temperature Instability (NBTI) D. M. Fleetwood Professor and Chair, EECS Dept. Vanderbilt.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Novel Metal-Oxide-Semiconductor Device
MOS Capacitors UoG-UESTC Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the.
Characterization of irradiated MOS-C with X-rays using CV-measurements and gated diode techniques Q. Wei, L. Andricek, H-G. Moser, R. H. Richter, Max-Planck-Institute.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
Doping-type Dependence of Damage in Si Diodes Exposed to X-ray, Proton, and He + Irradiation MURI Meeting - June 2007 M. Caussanel 1, A. Canals 2, S. K.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Integrated Circuit Devices
Effects of Device Aging on Microelectronics Radiation Response and Reliability D. M. Fleetwood, M. P. Rodgers, L. Tsetseris, X. J. Zhou, I. Batyrev, S.
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
J.Vaitkus, L.Makarenko et all. RD50, CERN, 2012 The free carrier transport properties in proton and neutron irradiated Si(Ge) (and comparison with Si)
President UniversityErwin SitompulSDP 3/1 Dr.-Ing. Erwin Sitompul President University Lecture 3 Semiconductor Device Physics
ATOMIC-SCALE THEORY OF RADIATION-INDUCED PHENOMENA Sokrates T. Pantelides Department of Physics and Astronomy, Vanderbilt University, Nashville, TN and.
June MURI Review1 Total Dose Response of HfO 2 /Dy 2 O 3 on Ge and Hf 0.6 Si 0.2 ON 0.2 on Si MOS Capacitors D. K. Chen, R. D. Schrimpf, D. M.
ALD Oxides Ju Hyung Nam, Woo Shik Jung, Ze Yuan, Jason Lin 1.
Fatemeh (Samira) Soltani University of Victoria June 11 th
EE130/230A Discussion 10 Peng Zheng.
V. Re – 11 th Pisa Meeting on Advanced Detectors, Isola d’Elba, May 24 – 30, Forecasting noise and radiation hardness of CMOS front-end electronics.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
Kai Nia, Enxia Zhanga, Ronald D. Schrimpfa,
Total Dose Response of HfSiON MOS Capacitors
Presentation transcript:

1 S.K. Dixit 1, 2, X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides 4, G. Bersuker 5, R. Choi 5, and L.C. Feldman 1, 2, 4 1 Interdisciplinary Materials Science Program 2 Vanderbilt Institute of Nanoscale Science and Engineering 3 Department of Electrical Engineering & Computer Science 4 Department of Physics & Astronomy Vanderbilt University, Nashville, TN SEMATECH, Inc., Austin, Texas 78741, USA MURI meeting June’07 Radiation induced charge trapping in ultra-thin HfO 2 based MOSFETs

2 MURI meeting June’07 Objective  Investigate the radiation induced charge trapping in MOSFETs based on HfO 2 as the gate dielectric  Study charge trapping as a function of - thickness of the dielectric - gate bias  Examine the effect of biased annealing in these devices following x-ray irradiations SiO 2 - The trapping varies according to processing (wet/dry), surface preparation, and other factors Literature shows electron and hole trapping in HfO 2 based devices Felix et al, IEEE TNS 49 (6), pp. 3191, 2002 Kang et al, APL 83 (16), pp. 3407, 2003 Xing et al, IEEE TNS, 52 (6), pp. 2231, 2005 Afanas’ev et al, JAP 95 (5), pp. 2518, 2004

3 State-of-the-art samples, SEMATECH, Inc. p-type Si (001), with n and p-well doping (pMOS/nMOS) HfO 2 grown by ALD technique (TEMA Hf + O 3 ) Standard CMOS flow, 1000  C/10 s dopant activation anneal Post Deposition Anneal in N 2 Fabrication Sample fabrication HfO 2 based nMOSFET Gate p-substrate p-well SourceDrainBody n+n+ n+n+ p+p+ TiN HfO 2 SiO x p-Si MURI meeting June’07

4 65 nm technology node nMOSFETs with W/L = 10  m/0.25  m t phys = 7.5 nm and 3.0 nm (EOT ~ 2 nm and 0.8 nm) SiO 2 interlayer (~ 1 nm - TEM, Sematech) SamplesExperimental 10 keV X-rays, RT irradiation Function of dose (~ 10 Mrad) Function of bias Characterization done using I-V measurements HfO 2 sample details MURI meeting June’07 In-situ irradiations performed HfO 2 based nMOSFET Gate p-substrate p-well SourceDrainBody n+n+ n+n+ p+p+

5 S. K. Dixit et al., “ Radiation induced charge trapping in ultra-thin HfO 2 based MOSFETs”, accepted for NSREC 2007 CVS and biased irradiation Simultaneous injection + irradiation is even worse MURI meeting June’07 SiO 2 p-Si ECEC EVEV EfEf EiEi HfO 2 TiN  HfO2/TiN Hole injection - 2V bias stress Accumulation Hole injection saturates after an hour D. Heh, G. Bersuker et al, APL, 88 (152907), J.F. Zhang, G. Groeseneken et al, IEEE EDL, 27(10), 2006.

6 S. K. Dixit et al., “ Radiation induced charge trapping in ultra-thin HfO 2 based MOSFETs”, accepted for NSREC 2007 CVS and biased irradiation MURI meeting June’07 Electron injection saturates Simultaneous stress + irradiation hole trapping dominates with dose SiO 2 p-Si ECEC EVEV EfEf EiEi HfO 2 TiN  HfO2/TiN Electron injection + 2V bias stress Inversion

7 t phys = 7.5 nm S. K. Dixit et al., “ Radiation induced charge trapping in ultra-thin HfO 2 based MOSFETs”, accepted for NSREC 2007 Total dose results (0V bias) MURI meeting June’07 Threshold voltage shifts at 0 V gate bias t phys = 3.0 nm Contribution from charge injection is negligible at zero bias Predominant net hole trapping observed

8 t phys = 7.5 nm S. K. Dixit et al., “ Radiation induced charge trapping in ultra-thin HfO 2 based MOSFETs”, accepted for NSREC 2007 HfO 2 total dose results MURI meeting June’07 -2V bias and 0 V bias reveal net positive charge trapping +2V bias indicates a turnaround effect 0 V bias, all hole trapping radiation induced Threshold voltage shifts influenced by injection + radiation

9 t phys = 3.0 nm S. K. Dixit et al., “ Radiation induced charge trapping in ultra-thin HfO 2 based MOSFETs”, accepted for NSREC 2007 HfO 2 total dose results MURI meeting June’07 Similar trend observed for the three bias conditions No significant difference between the bias stress and irradiated samples Thinner dielectric traps significantly less net charge

10 Tunneling probability MURI meeting June’07 T = {1+(E 0 2 sinh 2 kW/4E(E 0 -E)} -1 where k = [2m(E 0 -E)/ h 2 ] 1/2 J leakage = 4-5 orders of magnitude more for 3 nm as compared to 7.5 nm We expect increased neutralization from tunneling of charges in the 3nm thick samples S.M. Sze, Physics of Semiconductor devices, Wiley & sons, pp. 97, 1981

11 n-MOSFET cross-section  Carrier injection from tunneling  Si- surface condition dependent  Both electron and hole trapping observed  Predominant bulk hole trapping (radiation)  Zero bias - radiation induced trapping SiO 2 p-Si ECEC EVEV EfEf EiEi HfO 2 TiN  HfO2/TiN HfO 2 results MURI meeting June’07

12 Biased irradiations and anneals MURI meeting June’07 Irradiation (-2V) Annealing at 300 K (-2V) Post-irradiation negative 2V bias annealing flattens the curve indicating no h + injection under bias stress Further proves that following initial carrier injection,  V T vs dose curves exhibit a slope only under exposure to radiation dose

13 Biased irradiations and anneals MURI meeting June’07 Irradiation (-2V) RT Annealing (+2V) Substantial recovery observed with a +2V annealing gate bias due to e - injection Additional electron trapping highlights the problem of switch bias anneal as discussed previously by Xing et al. Xing et al, IEEE TNS, 52 (6), 2005

14 Biased irradiations and anneals MURI meeting June’07 Irradiation (-2V)RT Annealing (0V) Partial recovery observed with a 0 V annealing gate bias No additional voltage shifts observed for time scales of up to 13 hours indicating the existence of residual positive charge in the oxide

15 Conclusions MURI meeting June’07 Electron and hole traps in HfO 2 - Constant Voltage Stress and Irradiation experiments Combined Constant Voltage Stress + Irradiation is detrimental for the device operation The thinner samples (3 nm) show negligible shifts relative to the 7.5 nm samples - Reduced density hole traps due to net reduced volume - Increased tunneling induced neutralization in thinner samples

16 Acknowledgements MURI meeting June’07 Work supported by the Air Force Office of Scientific Research through the MURI program Thank you We express our sincere thanks to SEMATECH, Inc. for providing us with the samples for these experiments

17 MURI meeting June’07 Back-up slides

18 S. K. Dixit et al., “ Radiation induced charge trapping in ultra-thin HfO 2 based MOSFETs”, accepted for NSREC 2007 SiO 2 p-Si ECEC EVEV EfEf EiEi HfO 2 TiN  HfO2/TiN SiO 2 p-Si ECEC EVEV EfEf EiEi HfO 2 TiN  HfO2/TiN -- - Electron injection + 2V bias stress Hole injection - 2V bias stress AccumulationInversion Charge injection under stress MURI meeting June’07

19 MURI meeting June’07 Introduction & Motivation  Device scaling -- J (A/cm 2 ) -- replacement of SiO 2  Alternate gate dielectrics, higher   Same capacitance, higher t phys -- J (A/cm 2 ) t phys, Bulk, interface different - radiation damage important C = k  0 A/d Image courtesy.: Intel website, R. ChauWilk G.D. et al, JAP, 89 (10), 2001

20 MURI meeting June’07  N T (Threshold voltage shifts)  N T (Threshold voltage shifts) =  N ot +  N it For Si, assuming acceptor level traps below E i and donor level traps above E i are neutral, we have  V ot =  V mg, …. Interface traps neutral at midgap  V it =  V fb -  V mg …… n-type  N ot (cm -2 ) = C ox  V ot /q.A