50 th Annual Allerton Conference, 2012 On the Capacity of Bufferless Networks-on-Chip Alex Shpiner, Erez Kantor, Pu Li, Israel Cidon and Isaac Keslassy.

Slides:



Advertisements
Similar presentations
Prof. Natalie Enright Jerger
Advertisements

Capacity of wireless ad-hoc networks By Kumar Manvendra October 31,2002.
QuT: A Low-Power Optical Network-on-chip
A Novel 3D Layer-Multiplexed On-Chip Network
International Symposium on Low Power Electronics and Design Energy-Efficient Non-Minimal Path On-chip Interconnection Network for Heterogeneous Systems.
Multicast in Wireless Mesh Network Xuan (William) Zhang Xun Shi.
REAL-TIME COMMUNICATION ANALYSIS FOR NOCS WITH WORMHOLE SWITCHING Presented by Sina Gholamian, 1 09/11/2011.
1 Traffic Engineering (TE). 2 Network Congestion Causes of congestion –Lack of network resources –Uneven distribution of traffic caused by current dynamic.
Handling Global Traffic in Future CMP NoCs Ran Manevich, Israel Cidon, and Avinoam Kolodny. Group Research QNoC Electrical Engineering Department Technion.
Modeling the Interactions of Congestion Control and Switch Scheduling Alex Shpiner Joint work with Isaac Keslassy Faculty of Electrical Engineering Faculty.
Destination-Based Adaptive Routing for 2D Mesh Networks ANCS 2010 Rohit Sunkam Ramanujam Bill Lin Electrical and Computer Engineering University of California,
Montek Singh COMP Nov 10,  Design questions at various leves ◦ Network Adapter design ◦ Network level: topology and routing ◦ Link level:
Reporter: Bo-Yi Shiu Date: 2011/05/27 Virtual Point-to-Point Connections for NoCs Mehdi Modarressi, Arash Tavakkol, and Hamid Sarbazi- Azad IEEE TRANSACTIONS.
Module R R RRR R RRRRR RR R R R R Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip Zvika Guz, Isask ’ har Walter, Evgeny Bolotin, Israel.
High Performance All-Optical Networks with Small Buffers Yashar Ganjali High Performance Networking Group Stanford University
LOW-LEAKAGE REPEATERS FOR NETWORK-ON-CHIP INTERCONNECTS Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel Institute of.
Lei Wang, Yuho Jin, Hyungjun Kim and Eun Jung Kim
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
1 Link Division Multiplexing (LDM) for NoC Links IEEE 2006 LDM Link Division Multiplexing Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion –
NoC Placement & Routing
A Switch-Based Approach to Starvation in Data Centers Alex Shpiner Joint work with Isaac Keslassy Faculty of Electrical Engineering Faculty of Electrical.
Rotary Router : An Efficient Architecture for CMP Interconnection Networks Pablo Abad, Valentín Puente, Pablo Prieto, and Jose Angel Gregorio University.
1 E. Bolotin – The Power of Priority, NoCs 2007 The Power of Priority : NoC based Distributed Cache Coherency Evgeny Bolotin, Zvika Guz, Israel Cidon,
1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.
Architecture and Routing for NoC-based FPGA Israel Cidon* *joint work with Roman Gindin and Idit Keidar.
Dynamic routing – QoS routing Load sensitive routing QoS routing.
Issues in System-Level Direct Networks Jason D. Bakos.
Statistical Approach to NoC Design Itamar Cohen, Ori Rottenstreich and Isaac Keslassy Technion (Israel)
Statistical Approach to NoC Design Itamar Cohen, Ori Rottenstreich and Isaac Keslassy Technion (Israel)
Optimal Load-Balancing Isaac Keslassy (Technion, Israel), Cheng-Shang Chang (National Tsing Hua University, Taiwan), Nick McKeown (Stanford University,
1 Near-Optimal Oblivious Routing for 3D-Mesh Networks ICCD 2008 Rohit Sunkam Ramanujam Bill Lin Electrical and Computer Engineering Department University.
1 Algorithms for Bandwidth Efficient Multicast Routing in Multi-channel Multi-radio Wireless Mesh Networks Hoang Lan Nguyen and Uyen Trang Nguyen Presenter:
Photonic Networks on Chip Yiğit Kültür CMPE 511 – Computer Architecture Term Paper Presentation 27/11/2008.
High Performance Embedded Computing © 2007 Elsevier Lecture 16: Interconnection Networks Embedded Computing Systems Mikko Lipasti, adapted from M. Schulte.
Distributed Quality-of-Service Routing of Best Constrained Shortest Paths. Abdelhamid MELLOUK, Said HOCEINI, Farid BAGUENINE, Mustapha CHEURFA Computers.
Algorithms for Provisioning Virtual Private Networks in the Hose Model Source: Sigcomm 2001, to appear in IEEE/ACM Transactions on Networking Author: Amit.
Design, Synthesis and Test of Network on Chips
IEEE Globecom 2010 Tan Le Yong Liu Department of Electrical and Computer Engineering Polytechnic Institute of NYU Opportunistic Overlay Multicast in Wireless.
Improving Capacity and Flexibility of Wireless Mesh Networks by Interface Switching Yunxia Feng, Minglu Li and Min-You Wu Presented by: Yunxia Feng Dept.
Computer Networks Performance Metrics. Performance Metrics Outline Generic Performance Metrics Network performance Measures Components of Hop and End-to-End.
Ob-Chip Networks and Testing1 On-Chip Networks and Testing-II.
1 Network Coding and its Applications in Communication Networks Alex Sprintson Computer Engineering Group Department of Electrical and Computer Engineering.
Presenter: Min-Yu Lo 2015/10/19 Asit K. Mishra, N. Vijaykrishnan, Chita R. Das Computer Architecture (ISCA), th Annual International Symposium on.
Design and Evaluation of Hierarchical Rings with Deflection Routing Rachata Ausavarungnirun, Chris Fallin, Xiangyao Yu, ​ Kevin Chang, Greg Nazario, Reetuparna.
Network-on-Chip Introduction Axel Jantsch / Ingo Sander
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
QoS Routing in Networks with Inaccurate Information: Theory and Algorithms Roch A. Guerin and Ariel Orda Presented by: Tiewei Wang Jun Chen July 10, 2000.
Off-Line AGV Routing on the 2D Mesh Topology with Partial Permutation
Axel Jantsch 1 NOCARC Network on Chip Architecture KTH, VTT Nokia, Ericsson, Spirea TEKES, Vinnova.
1 Near-Optimal Hot-Potato Routing on Trees Costas Busch Rensselaer Polytechnic Inst. Malik Magdon Ismail Rensselaer Polytechnic Inst. Marios Mavronicolas.
1 Costas Busch Õ(Congestion + Dilation) Hot-Potato Routing on Leveled Networks Costas Busch Rensselaer Polytechnic Institute.
Axel Jantsch 1 Networks on Chip Axel Jantsch 1 Shashi Kumar 1, Juha-Pekka Soininen 2, Martti Forsell 2, Mikael Millberg 1, Johnny Öberg 1, Kari Tiensurjä.
Performance, Cost, and Energy Evaluation of Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network Hiroki Matsutani (Keio Univ, JAPAN) Michihiro Koibuchi.
Networks-on-Chip (NoC) Suleyman TOSUN Computer Engineering Deptartment Hacettepe University, Turkey.
Yu Cai Ken Mai Onur Mutlu
Dynamic Traffic Distribution among Hierarchy Levels in Hierarchical Networks-on-Chip Ran Manevich, Israel Cidon, and Avinoam Kolodny Group Research QNoC.
1 An Arc-Path Model for OSPF Weight Setting Problem Dr.Jeffery Kennington Anusha Madhavan.
SCORES: A Scalable and Parametric Streams-Based Communication Architecture for Modular Reconfigurable Systems Abelardo Jara-Berrocal, Ann Gordon-Ross NSF.
Optimization Problems in Wireless Coding Networks Alex Sprintson Computer Engineering Group Department of Electrical and Computer Engineering.
ECE 720T5 Fall 2012 Cyber-Physical Systems Rodolfo Pellizzoni.
Effective bandwidth with link pipelining Pipeline the flight and transmission of packets over the links Overlap the sending overhead with the transport.
HAT: Heterogeneous Adaptive Throttling for On-Chip Networks Kevin Kai-Wei Chang Rachata Ausavarungnirun Chris Fallin Onur Mutlu.
-1/16- Maximum Battery Life Routing to Support Ubiquitous Mobile Computing in Wireless Ad Hoc Networks C.-K. Toh, Georgia Institute of Technology IEEE.
Network-on-Chip Paradigm Erman Doğan. OUTLINE SoC Communication Basics  Bus Architecture  Pros, Cons and Alternatives NoC  Why NoC?  Components 
William Stallings Data and Computer Communications
ESE532: System-on-a-Chip Architecture
Efficient Bufferless Routing on Leveled Networks Costas Busch Shailesh Kelkar Malik Magdon-Ismail Rensselaer Polytechnic Institute.
Israel Cidon, Ran Ginosar and Avinoam Kolodny
Universal Bufferless Routing
A Case for Bufferless Routing in On-Chip Networks
Presentation transcript:

50 th Annual Allerton Conference, 2012 On the Capacity of Bufferless Networks-on-Chip Alex Shpiner, Erez Kantor, Pu Li, Israel Cidon and Isaac Keslassy Faculty of Electrical Engineering Faculty of Electrical Engineering, Technion, Haifa, Israel

Network-on-Chip (NoC) 2 Buses and dedicated wires Packet-based network infrastructure

Network-on-Chip (NoC) 3

Collision 4

Buffering 5 Drawbacks: Dynamic and static energy. Chip area. Complexity of the design.

Deflecting 6 Drawbacks: No latency guarantee. No bandwidth guarantee. Not the shortest path.

Scheduling 7

The Objective Scheduling algorithm for bufferless network that maximizes throughput and guarantees QoS. 8

Complete-Exchange Periodic Traffic 9 In a period: Every node sends one unicast data packet to every other node.

Complete-Exchange Periodic Traffic CComputation step: autonomous processing. CCommunication step: every core sends unicast data packet to every other core. Applications: BBulk Synchronous Parallel (BSP) programing. NNumerical parallel computing (FFT, matrix transpose, …). EEnd-to-end congestion control. 10 time Core 0 Core 1 Core 2 Core 3 computation communication

Contributions  Optimal scheduling algorithm for line and ring.  Optimal scheduling algorithm for torus.  Constant approximation and bounds for mesh. 11

Related Work  Bufferless NoCs designs  Deflecting [Moscibroda et al. ‘09]  Dropping [Gomez et al. ‘08]  TDM-based NoCs  Aethereal [Goosens et al. ‘05] – provides architecture, not scheduling.  Nostrum [Millberg et al. ‘04] – uses buffers.  Direct Routing  NP-hard for general traffic [Busch et al. ‘06] 12

Problem Definition 1. Line, ring, torus or mesh network topology. 2. Complete-exchange periodic traffic pattern. 3. No buffering, deflecting or dropping packets. 4. Equal propagation times and capacity on links. 5. Equal packet sizes. 6. Shortest routing. 13

Problem Definition  Find a schedule that maximizes throughput  Minimizes the period time. 14

Degree-Two NoC Scheduling (DTNS) Algorithm Each node i, at each time slot t, for each direction: 1. If at t-1 received a packet for retransmission, then retransmit it at t. 2. Else, inject packet to the farthest destination among all packets waiting to be sent from the node. 15 1→3 1→2 2→4 2→3 1→4 3→4

DTNS Period Length 16 time slots

Torus NoC Scheduling (TNS) Algorithm  Inject simultaneously in four directions.  Long-then-short routing.  Dist(x 1, x 2 )=min{|x 1 -x 2 |, N-|x 1 -x 2 |} 17

Torus NoC Scheduling (TNS) Algorithm 18

TNS Period Length 19 time slots

20 time slots

TNS Algorithm in Mesh 21 2N N N

Bounds for Mesh Scheduling Period Length 22

Evaluation 23  Throughput = num. of packets / period length

Summary  Use bufferless NoCs to reduce chip power and area consumption.  Rely on knowledge of periodic traffic for scheduling to increase capacity.  Complete-exchange traffic.  Line, Ring – DTNS optimal scheduling.  Torus – TNS optimal scheduling.  Mesh – bounds for TNS application. 24

Thank you.