1 IK1500 Communication Systems IK1500 Anders Västberg 08-790 44 55.

Slides:



Advertisements
Similar presentations
1 Maintaining Packet Order in Two-Stage Switches Isaac Keslassy, Nick McKeown Stanford University.
Advertisements

Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
1 IK1500 Communication Systems IK1330 Lecture 3: Networking Anders Västberg
1.  Congestion Control Congestion Control  Factors that Cause Congestion Factors that Cause Congestion  Congestion Control vs Flow Control Congestion.
1 Message passing architectures and routing CEG 4131 Computer Architecture III Miodrag Bolic Material for these slides is taken from the book: W. Dally,
Priority Scheduling and Buffer Management for ATM Traffic Shaping Authors: Todd Lizambri, Fernando Duran and Shukri Wakid Present: Hongming Wu.
Communication Systems IK2506
Submitters: Erez Rokah Erez Goldshide Supervisor: Yossi Kanizo.
Nick McKeown CS244 Lecture 6 Packet Switches. What you said The very premise of the paper was a bit of an eye- opener for me, for previously I had never.
Analyzing Multi-channel MAC Protocols for Underwater Sensor Networks Presenter: Zhong Zhou.
1 Cooperative Communications in Networks: Random coding for wireless multicast Brooke Shrader and Anthony Ephremides University of Maryland October, 2008.
Algorithm Orals Algorithm Qualifying Examination Orals Achieving 100% Throughput in IQ/CIOQ Switches using Maximum Size and Maximal Matching Algorithms.
4-1 Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving side, delivers.
1 Input Queued Switches: Cell Switching vs. Packet Switching Abtin Keshavarzian Joint work with Yashar Ganjali, Devavrat Shah Stanford University.
April 10, HOL Blocking analysis based on: Broadband Integrated Networks by Mischa Schwartz.
1 Comnet 2006 Communication Networks Recitation 5 Input Queuing Scheduling & Combined Switches.
10 - Network Layer. Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Input-Queued.
1 ENTS689L: Packet Processing and Switching Buffer-less Switch Fabric Architectures Buffer-less Switch Fabric Architectures Vahid Tabatabaee Fall 2006.
7C Cimini-9/97 RANDOM ACCESS TECHNIQUES ALOHA Efficiency Reservation Protocols Voice and Data Techniques - PRMA - Variable rate CDMA.
EE 122: Router Design Kevin Lai September 25, 2002.
CS 268: Lecture 12 (Router Design) Ion Stoica March 18, 2002.
Fundamental Complexity of Optical Systems Hadas Kogan, Isaac Keslassy Technion (Israel)
2001/11/29Chin-Kai Wu, CS, NTHU1 Characteristics of Network Delay and Delay Jitter and its Effect on Voice over IP Li Zheng, Liren Zhang, Dong Xu Communications,
COMP680E by M. Hamdi 1 Course Exam: Review April 17 (in-Class)
1 Achieving 100% throughput Where we are in the course… 1. Switch model 2. Uniform traffic  Technique: Uniform schedule (easy) 3. Non-uniform traffic,
1 Netcomm 2005 Communication Networks Recitation 5.
Analysis of Input Queueing More complex system to analyze than output queueing case. In order to analyze it, we make a simplifying assumption of "heavy.
Pipelined Two Step Iterative Matching Algorithms for CIOQ Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York, Stony Brook.
Localized Asynchronous Packet Scheduling for Buffered Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York Stony Brook.
Switching Techniques Student: Blidaru Catalina Elena.
A Cooperative MAC Protocol for Wireless LAN Pei Liu, Zhifeng Tao, Shivendra S. Panwar Motivation: In the legacy system, source station transmits.
Capacity analysis of complex materials handling systems.
Modeling & Simulation: An Introduction Some slides in this presentation have been copyrighted to Dr. Amr Elmougy.
ATM SWITCHING. SWITCHING A Switch is a network element that transfer packet from Input port to output port. A Switch is a network element that transfer.
Summary of switching theory Balaji Prabhakar Stanford University.
Switching breaks up large collision domains into smaller ones Collision domain is a network segment with two or more devices sharing the same Introduction.
1 Message passing architectures and routing CEG 4131 Computer Architecture III Miodrag Bolic Material for these slides is taken from the book: W. Dally,
1 IK1500 Communication Systems IK1500 Anders Västberg
1 Chapters 8 Overview of Queuing Analysis. Chapter 8 Overview of Queuing Analysis 2 Projected vs. Actual Response Time.
The Router SC 504 Project Gardar Hauksson Allen Liu.
Outlines Received due 13 March 30 %. NO CLASS Week of March (Spring Break)
Routers. These high-end, carrier-grade 7600 models process up to 30 million packets per second (pps).
1 Optical Packet Switching Techniques Walter Picco MS Thesis Defense December 2001 Fabio Neri, Marco Ajmone Marsan Telecommunication Networks Group
ISLIP Switch Scheduler Ali Mohammad Zareh Bidoki April 2002.
Packet Forwarding. A router has several input/output lines. From an input line, it receives a packet. It will check the header of the packet to determine.
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
Queuing Delay 1. Access Delay Some protocols require a sender to “gain access” to the channel –The channel is shared and some time is used trying to determine.
Delay in packet switched network. Circuit switching In Circuit switched networks the resources needed along a path (buffers and link transmission rate)
LECTURE 12 NET301 11/19/2015Lect NETWORK PERFORMANCE measures of service quality of a telecommunications product as seen by the customer Can.
1 Buffering Strategies in ATM Switches Carey Williamson Department of Computer Science University of Calgary.
Reduced Rate Switching in Optical Routers using Prediction Ritesh K. Madan, Yang Jiao EE384Y Course Project.
Throughput of Internally Buffered Crossbar Switch Saturday, February 20, 2016 Mingjie Lin
1 Transport Layer: Basics Outline Intro to transport UDP Congestion control basics.
Indian Institute of Technology Bombay 1 Communication Networks Prof. D. Manjunath
Switching. Circuit switching Message switching Packet Switching – Datagrams – Virtual circuit – source routing Cell Switching – Cells, – Segmentation.
Input buffered switches (1)
Chapter 10 Congestion Control in Data Networks and Internets 1 Chapter 10 Congestion Control in Data Networks and Internets.
Review of Useful Definitions Statistical multiplexing is a method of sharing a link among transmissions. When computers use store-and-forward packet switching,
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai.
William Stallings Data and Computer Communications
scheduling for local-area networks”
CS 268: Router Design Ion Stoica February 27, 2003.
Packet Forwarding.
Tapping Into The Unutilized Router Processing Power
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
Switching Techniques.
EE 122: Lecture 7 Ion Stoica September 18, 2001.
Switch Performance Analysis and Design Improvements
Presentation transcript:

1 IK1500 Communication Systems IK1500 Anders Västberg

HT08/P1IK15002 IK1500 Communication Systems TEN1: 7,5 hec. Seminars –Active participation in the seminars gives the grade E. For higher grades or if you missed the seminars then you can write the exam. Required reading: –Kumar, Manjunath, & Kuri, Communication Networking, Elsevier, –G. Blom, et.al., Sannolikhetsteori och statistikteori med tillämpningar, Studentlitteratur, 2005 Course Webpage: – kurser/kurshemsidor/ict/cos/IK1500/HT09-1http:// kurser/kurshemsidor/ict/cos/IK1500/HT09-1

HT08/P1IK15003 Supplementary rules for examination Rule 1: All group members are responsible for group assignments Rule 2: Document any help received and all sources used Rule 3: Do not copy the solutions of others Rule 4: Be prepared to present your solution Rule 5: Use the attendance list correctly

HT08/P1IK15004 Mathematica Download the program from: – General introduction to Mathematica – thematica/Notebooks/General/

HT08/P1IK15005 Course Overview

HT08/P1IK15006

HT08/P1IK15007

HT08/P1IK15008 Course Aim Gain insight into how communication systems work (building a mental model) Develop your intuition about when to model and what to model Use mathematical modelling to analyse models of communication networks Learning how to use power tools

HT08/P1IK15009 Modelling Find/built/invent a model of some specific system Why? –We want to answer questions about the system’s characteristics and behaviour. Alternative: Do measurements! –However, this may be: too expensive: in money, time, people, … too dangerous: physically, economically, … –or the system may not exist yet (a very common cause) Often because you are trying to consider which system to build!

HT08/P1IK Modelling Models have limited areas of validity The assumptions about input parameters and the system must be valid for the model to give reliable results. Models can be verified by comparing the model to the real system Models help you not only with design, but give insight about what to measure

HT08/P1IK Use of models Essential as input to simulations Use models to detect and analyse errors –Is the system acting as expected? –Where do I expect the limits to be? Model-based control systems

HT08/P1IK Example: Efficient Transport of Packet Voice Calls Voice coder and packetizer Voice coder and packetizer Voice coder and packetizer Depacketizer voice decoder Depacketizer voice decoder Depacketizer voice decoder Communication link Router Problem: Given a link speed of C, maximize the number of simultaneous calls subject to a constraint on voice quality. [Kumar, et. al., 2004] C bits/s

HT08/P1IK Voice Quality Distortion –The voice is sampled and encoded by, for example, 4 bits. –At least a fraction  of the coded bits must be received for an acceptable voice quality. Example: If  then at least 3.8 bits per sample must be delivered. Delay –Packets arrive at the link at random, only one packet can be transmitted at a time, this will cause queuing of packets, which will lead to variable delays.

HT08/P1IK Queuing Model B bits: The level of the multiplexer buffer that should seldom be exceeded. C bits/s: Speed of the link  Leads to the delay bound B/C (s) to be rarely exceeded

HT08/P1IK Design alternatives Bit-dropping at the multiplexer –If the buffer level would exceed B, then drop excess bits –Same as buffer adaptive coding (the queue length controls the source encoder)  Closed loop control Lower bit-rate coding at the source coder –Lower the source encoder bit rate –The probability of exceeding buffer level B is less than a small number (e.g ).  Open loop control

HT08/P1IK Multiplexer Buffer Level

HT08/P1IK Results Maximum load that can be offered

HT08/P1IK Achievable Throughput in an Input-Queuing Packet Switch N input ports and N output ports More than one cell with the same output destination can arrive at the inputs This will cause destination conflicts. Two solutions: –Input-queued (IQ) switch –Output –queued (OQ) switch [kumar, et. al., 2004]

HT08/P1IK Input-queued (IQ) switch

HT08/P1IK Output – queued (OQ) switch All of the input cells (fixed size small packets) in one time slot must be able to be switched to the same output port. Can provide 100% throughput If N is large, then this is difficult to implement technically (speed of memory).

HT08/P1IK Markov chain representation N=2 Number of states

HT08/P1IK Saturation throughput NSaturation throughput Converges to: Capacity of a switch is the maximum rate at which packets can arrive and be served with a bounded delay. The insight gained: capacity ≈ saturation throughput

HT08/P1IK Virtual Output Queuing A virtual output queue at input i for output j and is denoted by VOQ ij Maximum-weight matching algorithm 22 VOQ 21 VOQ 12 VOQ 11 Q 11 Q 12 Q 22 2 x 2 switch Q 21 VOQ 22