PHY 201 (Blum)1 Transistor Odds and Ends. PHY 201 (Blum)2 RTL NOR.

Slides:



Advertisements
Similar presentations
5-1 Memory System. Logical Memory Map. Each location size is one byte (Byte Addressable) Logical Memory Map. Each location size is one byte (Byte Addressable)
Advertisements

Sequential Logic Building Blocks – Flip-flops
Sequential circuits Part 1: flip flops All illustrations  , Jones & Bartlett Publishers LLC, (
ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.
CP208 Digital Electronics Class Lecture 11 May 13, 2009.
Flip - flops. We begin our study of such circuits be discussing the elements necessary to implement the “storage” portion of sequential systems. I present.
Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.
ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.
LOGIC GATES ADDERS FLIP-FLOPS REGISTERS Digital Electronics Mark Neil - Microprocessor Course 1.
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
PHY 201 (Blum) 1 Adders, Digital to Analog Conversion Ch. 8 in Digital Principles (Tokheim)
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
1 The Basic Memory Element - The Flip-Flop Up until know we have looked upon memory elements as black boxes. The basic memory element is called the flip-flop.
Registers –Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Overview Logic Combinational Logic Sequential Logic Storage Devices SR Flip-Flops D Flip Flops JK Flip Flops Registers Addressing Computer Memory.
Chapter 4 Gates and Circuits.
Overview Recall Combinational Logic Sequential Logic Storage Devices
Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Lecture 4: Computer Memory
Revision Mid 2 Prof. Sin-Min Lee Department of Computer Science.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
TIMERS.
PHY 201 (Blum)1 Other types of flip-flops and counting See Chapter 9 and 10 in Digital principles (Tokheim)
Chapter 6 Voltage Regulators - Part 2-.
Logic Gate A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs. The output signal appears only.
PHY 201 (Blum)1 Some basic electronics and truth tables Some material on truth tables can be found in Chapters 3 through 5 of Digital Principles (Tokheim)
EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.
Chapter 4 Gates and Circuits. 4–2 Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
Engineering Lecture 3 Digital Electronics by Jaroslaw Karcz.
Flip Flop
PHY 202 (Blum)1 Analog-to-Digital Converter and Multi-vibrators.
PHY 201 (Blum)1 Some basic electronics and truth tables Some material based on Chapters 3 through 5 of Digital Principles (Tokheim)
CS1Q Computer Systems Lecture 11 Simon Gay. Lecture 11CS1Q Computer Systems - Simon Gay2 The D FlipFlop A 1-bit register is called a D flipflop. When.
PHY 202 (Blum)1 Analog-to-Digital Converter and Multi-vibrators.
Memory and Storage Dr. Rebhi S. Baraka
Memory System Unit-IV 4/24/2017 Unit-4 : Memory System.
PHY 201 (Blum)1 Transistor Odds and Ends. PHY 201 (Blum)2 RTL NOR.
PHY 201 (Blum)1 Microcode Source: Digital Computer Electronics (Malvino and Brown)
Chapter 6 Voltage Regulators - Part 2-.
Some basic electronics and truth tables Some material on truth tables can be found in Chapter 3 of Digital Principles (Tokheim)
Transistors, Logic Gates and Karnaugh Maps References: Lecture 4 from last.
Sequential Logic Computer Organization II 1 © McQuain A clock is a free-running signal with a cycle time. A clock may be either high or.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.
Introduction to Computing Systems and Programming Digital Logic Structures.
How does the CPU work? CPU’s program counter (PC) register has address i of the first instruction Control circuits “fetch” the contents of the location.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)
RAM RAM - random access memory RAM (pronounced ramm) random access memory, a type of computer memory that can be accessed randomly;
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
SIGNAL TRAINING SCHOOL – BORDER SECIRITY FORCE - TIGRI
Dr. Clincy Professor of CS
Clocks A clock is a free-running signal with a cycle time.
Computer Organization
Morgan Kaufmann Publishers
Chapter 4 Gates and Circuits.
Satish Pradhan Dnyanasadhana college, Thane
Some basic electronics and truth tables
How does the CPU work? CPU’s program counter (PC) register has address i of the first instruction Control circuits “fetch” the contents of the location.
William Stallings Computer Organization and Architecture 7th Edition
Transistor Odds and Ends
FLIP-FLOPS.
AKT211 – CAO 07 – Computer Memory
Sequential Digital Circuits
Week 11 Flip flop & Latches.
Flip Flops.
Presentation transcript:

PHY 201 (Blum)1 Transistor Odds and Ends

PHY 201 (Blum)2 RTL NOR

PHY 201 (Blum)3 NOT from NOR

PHY 201 (Blum)4 OR from NOR

PHY 201 (Blum)5 AND from NOR

PHY 201 (Blum)6 Combinatorial Logic From the NOR, we have made ANDs, ORs and NOTs. And from these we can build an expression for any truth table. Any logic that can be written in truth table form (with only reference to the current inputs) is said to be combinatorial. Recall we can build any combinatorial circuit using ANDs, ORs and NOTs.

PHY 201 (Blum)7 Example: Majority Rules ABCMajority If two or more of the three inputs are high, then the output is high.

PHY 201 (Blum)8 Row Expressions ABCRow expressions 000A’B’C’ 001A’B’C 010A’BC’ 011A’BC 100AB’C’ 101AB’C 110ABC’ 111ABC The highlighted rows correspond to the high outputs.

PHY 201 (Blum)9 Sum of products Each row is represented by the ANDing of inputs and/or inverses of inputs. –E.g. A’BC –Recall that ANDing is like Boolean multiplication The overall expression for the truth table is then obtained by ORing the expressions for the individual rows. –Recall that ORing is like Boolean addition –E.g. A’BC + AB’C + ABC’ + ABC This type of expression is known as a sum of products expression.

PHY 201 (Blum)10 Majority rules A´BC + AB´C + ABC´ + ABC NOTs ANDs OR

PHY 201 (Blum)11 Other Logic Families As one has an increasing number of logic gates one has to be concerned with their power performance and stability. The logic gates can be made out of various combinations of resistors, diodes, and transistors. They differ in power and stability. Let us examine an inverter from the TTL (transistor-transistor logic) family.

PHY 201 (Blum)12 TTL Inverter

PHY 201 (Blum)13 TTL Inverter

PHY 201 (Blum)14 On-Off Recall that a transistor can be thought of a switch. –When the switch is off, the transistor has very high resistance. –When the switch is on, the transistor has relatively low resistance. It “transfers resistances.”

PHY 201 (Blum)15 Transistor etymology

PHY 201 (Blum)16 Totem Pole The right-hand side of the TTL inverter is an arrangement of transistors known as a totem pole. The transistors are arranged to that one is on and one is off. The inverter output is just above the lower transistor in the totem pole. –If the lower transistor is on, there is little voltage drop across the lower transistor and so the output voltage is close to 0 (ground).

PHY 201 (Blum)17 Totem Pole (Cont.) –If the lower transistor is off, then there is a large voltage drop across the lower transistor and so the output voltage is high. One is almost directly connected to the high or the ground giving this arrangement good power/stability characteristics.

PHY 201 (Blum)18 Similar arrangement/Opposite idea In the totem pole arrangement, one guarantees that one of the two transistors in on and the other is off – giving a low-resistance connection to high or low as the case may be. If we arrange for a third possibility that both transistors are off, then there is a high resistance between the output and both the high and the low. This high-resistance or high-impedance state is neither high nor low, but effectively disconnected.

PHY 201 (Blum)19 Poor Man’s TriState

PHY 201 (Blum)20 Poor Man’s TriState

PHY 201 (Blum)21 Poor Man’s TriState

PHY 201 (Blum)22 Poor Man’s TriState

PHY 201 (Blum)23 Same idea as the tri-state buffer This circuit has the essential ingredients to make a tri-state buffer. Recall that tri-state buffers are used in conjunction with buses. When one has several devices that could place their information on the bus (“drive the bus”) only one of them should. –If two devices attempt to drive the bus to opposite voltage levels, there will be a short.

PHY 201 (Blum)24 Three State Logic AEOutput 00Z (High impedance)

PHY 201 (Blum)25 Tri-state buffer Compare the Electronics Workbench tri-state buffer to the previous circuit made of transistors and logic gates.

PHY 201 (Blum)26 In the high impedance state

PHY 201 (Blum)27 In the high impedance state

PHY 201 (Blum)28 In the “enabled” state

PHY 201 (Blum)29 In the “enabled” state

PHY 201 (Blum)30 Sequential Logic Whereas combinatorial logic depends only on the current inputs, sequential logic can also depend on the previous “state” of the system. Circuitry designed to hold a high or low state is known as a flip-flop. A flip-flop is the smallest unit of RAM – random access memory. Recall there are two basic categories of RAM: dynamic RAM (DRAM) and static RAM (SRAM).

PHY 201 (Blum)31 Flip Flops Flip-flops serve as the elementary units for memory in digital systems. Two features are needed: 1. The circuit must be able to “hold” either state (a high or low output) and not simply reflect the input at any given time. 2. But in some circumstances, we must be able to change (to “set” and “reset”) the values.

PHY 201 (Blum)32 Remembrance of states past The way in which the previous state information is held is different for different types of memory In DRAM (dynamic random access memory), the state (1 or 0) is held by a charge (or lack thereof) remaining on a capacitor –Charges tend to leak off of capacitors, which is why DRAM must be periodically refreshed

PHY 201 (Blum)33 Simple DRAM (Reset)

PHY 201 (Blum)34 Simple DRAM (Set)

PHY 201 (Blum)35 Simple DRAM (Hold)

PHY 201 (Blum)36 Simple DRAM (Hold)

PHY 201 (Blum)37 Simple DRAM (Reset)

PHY 201 (Blum)38 Simple DRAM (Hold)

PHY 201 (Blum)39 Simple DRAM (Hold)

PHY 201 (Blum)40 SRAM In SRAM (static random access memory) the history dependence is achieved via a feedback mechanism. Feedback: the return of part of the output to the input of a mechanism, process or system (source: Random House Dictionary). SRAM does not need refreshing, making it faster, but it is more expensive; typically it is reserved for caching and other high-speed situations.

PHY 201 (Blum)41 RS Flip Flop feedback

PHY 201 (Blum)42 Electronics Workbench info on RS flip-flop

PHY 201 (Blum)43 RS Flip Flop The Q output is inverted and fed back in as an input Similarly the Q’ output is inverted and fed back in as an input As suggested by the names Q and Q’, these outputs are supposed to be inverses of one another

PHY 201 (Blum)44 The hold operation The S=0, R=0 is the hold “state”, the flip flop keeps its previous outputs Imagine Q=1 and Q’=0, –Then Not Q’ (which is 1) is ORed with S giving a 1 for the Q output –Then Not Q (which is 0) is ORed with R giving a 0 for the Q’ output –The output is the same as the input (no change)

PHY 201 (Blum)45 The hold operation The S=0, R=0 is the hold “state”, the flip flop keeps its previous outputs Imagine Q=0 and Q’=1, –Then Not Q’ (which is 0) is ORed with S giving a 0 for the Q output –Then Not Q (which is 1) is ORed with R giving a 1 for the Q’ output –The output is the same as the input (no change)

PHY 201 (Blum)46 The set operation The S=1, R=0 is the set “state”, the flip flop force Q=1 Imagine Q=0 and Q’=1, –Then Not Q’ (which is 0) is ORed with S giving a 1 for the Q output –Then Not Q (which is now 0) is ORed with R giving a 0 for the Q’ output –The Q output is forced to be (set to) 1

PHY 201 (Blum)47 The set operation The S=1,R=0 is the set “state”, the flip flop forces Q=1 Imagine Q=1 and Q’=0, –Then Not Q’ (which is 1) is ORed with S giving a 1 for the Q output –Then Not Q (which is 0) is ORed with R giving a 0 for the Q’ output –The Q output is forced to be (set to) 1

PHY 201 (Blum)48 The reset operation The S=0,R=1 is the reset “state”, the flip flop forces Q=0 Imagine Q=0 and Q’=1, –Then Not Q’ (which is 0) is ORed with S giving a 0 for the Q output –Then Not Q (which is 1) is ORed with R giving a 1 for the Q’ output –The Q output is forced to be (reset to) 0

PHY 201 (Blum)49 The reset operation The S=0,R=1 is the reset “state”, the flip flop forces Q=0 Imagine Q=1 and Q’=0, –Then Not Q’ (which is 1) is ORed with S giving a 1 for the Q output –Then Not Q (which is now 0) is ORed with R giving a 1 for the Q’ output –Then Not Q’ (which is now 0) is ORed with S giving a 0 for the Q output –The Q output is forced to be (reset to) 0

PHY 201 (Blum)50 The undesired operation The S=1,R=1 is the undesired “state” Imagine Q=0 and Q’=1, –Then Not Q’ (which is 0) is ORed with S giving a 1 for the Q output –Then Not Q (which is now 0) is ORed with R giving a 1 for the Q’ output –And so on –The Q and Q’ outputs are equal, which is undesired

PHY 201 (Blum)51 Level clocking

PHY 201 (Blum)52 Level clocking Adding an additional layer of AND gates and an extra input makes the flip flop “clocked” What used to be the S input is now S ANDed with CLK, so the set action is now obtained only when S=1 AND CLK=1 This helps control when the setting occurs and keeps this action in sync with other operations occurring in the circuit

PHY 201 (Blum)53 Edge triggering Two RS flip-flops in a Master-slave arrangement.

PHY 201 (Blum)54 Edge Triggering Feeding the outputs of one clocked RS flip flop into a second flip flop in which the clock input is inverted results in an edge- triggered flip flop The first flip flop acts as a level clocked flip flop, that is, setting and resetting occur only when the CLK input is 1

PHY 201 (Blum)55 Edge triggering (cont.) During this period, the second RS flip flop is getting the inverse of the CLK and so is in the no change state When the CLK goes to 0, the first flip flop goes into its no change state and the second flip flop can be set or reset

PHY 201 (Blum)56 Edge triggering What is setting or resetting the second flip flop are the outputs of the first flip flop and they are held fixed This way the inputs to the second flip flop can not vary through the course of the clock’s cycle Whatever they were when the clock switched is what is important

PHY 201 (Blum)57 SRAM Pros Speed –SRAM is faster than DRAM, because DRAM requires refreshing which takes time Simplicity –SRAM is simpler to use than DRAM, again because DRAM requires refreshing

PHY 201 (Blum)58 SRAM Cons Size –SRAM is a more complicated circuit, it involves more transistors than DRAM, and hence it is larger Cost –Again SRAM is more transistors and so it costs more Power –Since SRAM involves a constant current, it uses more power than DRAM Heat –Again since SRAM involves a constant current, it produces more heat