Equator BSP-15 Video- centric SoC By Anastasia Christou Reg. No. : 93089.

Slides:



Advertisements
Similar presentations
What Choices Make A Killer Video Processor Architecture? Jonah Probell Ultra Data Corp
Advertisements

Lecture 4 Introduction to Digital Signal Processors (DSPs) Dr. Konstantinos Tatas.
Computer Organization and Architecture
Computer architecture
EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today.
Embedded System Lab. What is an embedded systems? An embedded system is a computer system designed for specific control functions within a larger system,
Microprocessors. Von Neumann architecture Data and instructions in single read/write memory Contents of memory addressable by location, independent of.
Processor System Architecture
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
Mohammed Yousef Abd El ghany, Faculty of Eng., Comm. Dep., 3rd year. Digital Signal Processor The Heart of Modern Real-Time Control Systems.
TigerSHARC and Blackfin Different Applications. Introduction Quick overview of TigerSHARC Quick overview of Blackfin low power processor Case Study: Blackfin.
Chapter 14 Superscalar Processors. What is Superscalar? “Common” instructions (arithmetic, load/store, conditional branch) can be executed independently.
ELEC Fall 05 1 Very- Long Instruction Word (VLIW) Computer Architecture Fan Wang Department of Electrical and Computer Engineering Auburn.
Introduction to ARM Architecture, Programmer’s Model and Assembler Embedded Systems Programming.
12/1/2005Comp 120 Fall December Three Classes to Go! Questions? Multiprocessors and Parallel Computers –Slides stolen from Leonard McMillan.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
PSU CS 106 Computing Fundamentals II Introduction HM 1/3/2009.
ECE 526 – Network Processing Systems Design
Embedded Systems Programming
Computer Organization and Assembly language
Lect 13-1 Lect 13: and Pentium. Lect Microprocessor Family  Microprocessor  Introduced in 1989  High Integration  On-chip 8K.
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
Samsung Poland R&D Center © Samsung Electronics Co., LTD S/W Platform Team | Ver.DateDescriptionAuthorReviewer /09/18Initial VersionMarek.
Chapter One Introduction to Pipelined Processors.
INTRODUCTION TO MICROCONTROLLER. What is a Microcontroller A microcontroller is a complete microprocessor system, consisting of microprocessor, limited.
Computer performance.
Computer Architecture and Organization
Motivation Mobile embedded systems are present in: –Cell phones –PDA’s –MP3 players –GPS units.
Simultaneous Multithreading: Maximizing On-Chip Parallelism Presented By: Daron Shrode Shey Liggett.
RICE UNIVERSITY Implementing the Viterbi algorithm on programmable processors Sridhar Rajagopal Elec 696
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
CLEMSON U N I V E R S I T Y AVR32 Micro Controller Unit Atmel has created the first processor architected specifically for 21st century applications that.
1 Multi-core processors 12/1/09. 2 Multiprocessors inside a single chip It is now possible to implement multiple processors (cores) inside a single chip.
INTRODUCTION Crusoe processor is 128 bit microprocessor which is build for mobile computing devices where low power consumption is required. Crusoe processor.
Advanced Processor Technology Architectural families of modern computers are CISC RISC Superscalar VLIW Super pipelined Vector processors Symbolic processors.
The original MIPS I CPU ISA has been extended forward three times The practical result is that a processor implementing MIPS IV is also able to run MIPS.
CS5222 Advanced Computer Architecture Part 3: VLIW Architecture
Introduction to Microprocessors
ECEG-3202 Computer Architecture and Organization Chapter 7 Reduced Instruction Set Computers.
IBM/Motorola/Apple PowerPC
Architecture of Microprocessor
ARM offers a broad range of processor cores to address a wide variety of applications while delivering optimum performance, power consumption and system.
EKT303/4 Superscalar vs Super-pipelined.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Winter-Spring 2001Codesign of Embedded Systems1 Essential Issues in Codesign: Architectures Part of HW/SW Codesign of Embedded Systems Course (CE )
Chapter 11 System Performance Enhancement. Basic Operation of a Computer l Program is loaded into memory l Instruction is fetched from memory l Operands.
Submitted To: Submitted By: Seminar On 8086 Microprocessors.
ALPHA 21164PC. Alpha 21164PC High-performance alternative to a Windows NT Personal Computer.
Chapter Overview General Concepts IA-32 Processor Architecture
ECE354 Embedded Systems Introduction C Andras Moritz.
Visit for more Learning Resources
x86 Processor Architecture
System On Chip.
Architecture & Organization 1
Chapter 14 Instruction Level Parallelism and Superscalar Processors
Dr. Michael Nasief Lecture 2
Basic Computer Organization
Digital Signal Processors
Introduction to Digital Signal Processors (DSPs)
Superscalar Processors & VLIW Processors
Architecture & Organization 1
EE 445S Real-Time Digital Signal Processing Lab Spring 2014
VLIW DSP vs. SuperScalar Implementation of a Baseline H.263 Encoder
Coe818 Advanced Computer Architecture
Introduction to Microprocessor Programming
What Choices Make A Killer Video Processor Architecture?
Presentation transcript:

Equator BSP-15 Video- centric SoC By Anastasia Christou Reg. No. : 93089

Equator BSP-15 video centric SoC 2 Equator BSP-15 Video-centric SoC Based on a high-performance VLIW (very-long- instruction-word) core and optimized for video processing BSP-15 (Broadband Signal Processor) chips delivers up to 50 billions of operations per second (GOPS) of video processing power, highest performance of total video processing output, single- chip, video-centric SOC device. It targets high-end, high-performance applications such as digital head-end systems.

Equator BSP-15 video centric SoC 3 Equator BSP-15 Video-centric SoC cont’d BSP-15 chips are 100% programmable in C/C++  Enabling rapid deployment and field upgradeability of new applications and devices.  A software programmable BSP-15 chip can replace multiple fixed-function ASICs, thereby reducing both complexity and cost of system designs.  Equator's video-centric SoC solutions are available for digital media, digital video communications and video security and surveillance applications.

Equator BSP-15 video centric SoC 4 VLIW Architecture The key to higher performance in microprocessors for a broad range of applications is the ability to exploit fine-grain, instruction-level parallelism. Some methods for exploiting fine-grain parallelism include:  pipelining  multiple processors  superscalar implementation  specifying multiple independent operations per instruction

Equator BSP-15 video centric SoC 5 VLIW compared to CISC and RISC

Equator BSP-15 video centric SoC 6 BSP Architecture The BSP-15 processor, a four-issue, superpipelined VLIW (very-long-instruction-word) architecture, includes: Four integer ALUs, Two 64-bit SIMD ALUs and Two 128-bit SIMD (single-instruction-multiple- data) ALUs. The processor has 32 1-bit predicate registers, Eight 128-bit registers and bit registers, which it can pair into 64-bit registers.

Equator BSP-15 video centric SoC 7 BSP Architecture cont’d The BSP-15 processor family targets video- and image-processing applications and is backward-compatible with Equator’s MAP-CA chips. The BSP-15 supports as many as 50 billion operations/sec, 8 billion MACs/sec, 16 billion SAD (sum of absolute differences)/sec, and as many as six MPEG-2 D1 decodes.

Equator BSP-15 video centric SoC 8 BSP Architecture cont’d

Equator BSP-15 video centric SoC 9 Programming Model The execution of a parallel application consists of a sequence of stages (supersteps) separated by boundaries (synchronization points). BSP, does not have abstractions for dynamic resource control and data distribution.

Equator BSP-15 video centric SoC 10 Supported Peripherals Integrated peripheral interfaces include a IIC (inter-IC) serial-I/O- bus-control port Flash-ROM controller S/PDIF (IEC958) and IIS serial-audio I/O ports An 8-bit ITU-T BT.656 video-encoder-output port and Control signals for an external-video VCXO timing-control loop for MPEG transport-clock recovery. The programmable SVGA-display refresh controller provides 24- bit (8 bits times three), 135-MHz digital-to-analog conversion. The device also includes two multipurpose ports, each of which can function as an ITU-R BT.656 video-decoder-input port or a transport-channel-interface port.

Equator BSP-15 video centric SoC 11 Development Tools Version 6.0 of Equator’s iMMediaTools software-development tool kit allows designers to develop and deploy videocentric applications with the BSP-15 chip running Linux. Equator and its software partners offer a range of video and codecs, including MPEG-2, MPEG-4, H.263, H.264, MJPEG, Windows Media 9 Series, RealVideo9, DivX, MP3, AC3, AAC, and other proprietary, low-bit-rate, streaming-video codecs. They also offer reference designs for digital-security and surveillance applications, including digital-video-recorder, IP- camera, motion-detection, motion-tracking, biometrics, and camera-steadying applications.

Equator BSP-15 video centric SoC 12 Possible operating systems Unlike traditional DSP chips that run only media codecs, a single BSP-15 chip can handle all systems software needs — from media codecs to interactive TV middleware to virtual machine for Java and operating systems like Linux — eliminating the need for an additional processor and its cost.

Equator BSP-15 video centric SoC 13 Applications Equator's video-centric SoC solutions are available: for digital media digital video communications and video security and surveillance applications

Equator BSP-15 video centric SoC 14 Bibliography html html bin/cb_headline.cgi?&story_file=bw / &directory= bin/cb_headline.cgi?&story_file=bw / &directory

Equator BSP-15 video centric SoC 15