Page 1 Workshop for Electron Beam Lithography System JBX-6300FS By Nelson LI 13 November 2009 Nanoelectronics Fabrication Facility.

Slides:



Advertisements
Similar presentations
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) 2007
Advertisements

ECE 6466 “IC Engineering” Dr. Wanda Wosik
Anti-Charging Methods
SEM Magnification Calibration. Magnification Errors Proper calibration of the SEM scans (magnification) is primary to metrology. SEM Magnification requires.
Fixed Beam Moving Stage using a stitching free exposure strategy.
ECE/ChE 4752: Microelectronics Processing Laboratory
John D. Williams, Wanjun Wang Dept. of Mechanical Engineering Louisiana State University 2508 CEBA Baton Rouge, LA Producing Ultra High Aspect Ratio.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Optical Lithography Ghassan Malek Sr. Development Engineer October 6, 2010 Integrated Systems Nanofabrication Cleanroom.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Device Fabrication Facilities NFFJeol JBX6300FS Direct write on wafers, high throughput, mask writing, for nanoelectronics –25, 50, 100 kV accelerating.
IMEC - INTEC Department of Information Technology WAVEGUIDES IN BOARDS BASED ON ORMOCER  s
Provides a means to align a pattern on a chip to the pattern on a mask; and then to expose this pattern UV-light Mask: quartz + Cr pattern Photoresist.
Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
EE235 Class Presentation on Nanoimprint Lithography (Spring 2007) Fabrication of photonic crystal structures on light emitting diodes by nanoimprint lithography.
EBL: Focus & height rev 0, 6/6/08. Electron gun ZrO/W emitter Suppressor First anode Second anode Acceleration electrodes Ground anode First alignment.
Workshop for NFF Nanoimprint System NFF MA6 Nanoimprint Upgrade.
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Lecture 4 Photolithography.
5x mixed with 25x Reduction 1.Draw mask, keeping 25x features within a 3mm square, within the traditional 14-15mm 5x die 2.When printing masks scale 25x.
LCWS2002G/H Joint Session Fabrication of a Silicon Pixel/Pad for dE/dx Measurement H. Park (Kyungpook National U.) I.H. Park (Ewha Womans U.)
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
JEOL JBX-9300FS Electron Beam Lithography System Training
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - NEW CONCEPTS
Lithography. MAIN TYPES OF LITHOGRAPHY: * Photolithography * Electron beam lithography –X-ray lithography –Focused ion beam lithography –Neutral atomic.
Project Update June 22, 2006 ME342A. Project Goal Design a bioMEMs substrate to apply and measure electromechanical forces in the differentiation of human.
PHOTOLITHOGRAPHY STUDY FOR HIGH-DENSITY INTEGRATION TECHNOLOGIES
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Optical Lithography Lecture 13 G.J. Mankey
1 InGrid: the integration of a grid onto a pixel anode by means of Wafer Post Processing technology 16 April 2008 Victor M. Blanco Carballo.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
8 th World Conference on Neutron Radiography  Gaithersburg, MD USA  October Imaging of Neutron Fields with Submicron Resolution R. Gregory Downing.
Lithography in the Top Down Method New Concepts Lithography In the Top-Down Process New Concepts Learning Objectives –To identify issues in current photolithography.
Developing Positive Negative Etching and Stripping Polymer Resist Thin Film Substrate Resist Exposing Radiation Figure 1.1. Schematic of positive and negative.
10/2007 M.Taborelli, TS-MME M.Taborelli Structure fabrication: dimensional tolerances Contributions of : G.Arnau-Izquierdo, A.Cherif, D.Glaude, R.Leuxe,
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
Section 2: Lithography Jaeger Chapter 2 EE143 – Ali Javey.
Bump Bonding Development
Date of download: 5/31/2016 Copyright © 2016 SPIE. All rights reserved. Immersion lithography relies on the insertion of a high-refractive-index liquid.
Speaker: Shiuan-Li Lin Advisor : Sheng-Lung Huang
Narrow-band filtering with resonant gratings under oblique incidence Anne-Laure Fehrembach, Fabien Lemarchand, Anne Sentenac, Institut Fresnel, Marseille,
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Definition History Fabrication process Advantages Disadvantages Applications.
EE412 Deep Trench Spray Coating Final Presentation Karthik Vijayraghavan Mentor : Jason Parker 12/08/
Date of download: 11/12/2016 Copyright © 2016 SPIE. All rights reserved. A sketch of a micro four-point probe with integrated CNTs in situ grown from nickel.
Wisconsin Center for Applied Microelectronics
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Prof. Jang-Ung Park (박장웅)
Etching Processes for Microsystems Fabrication
Lithography.
Electron-beam lithography with the Raith EBPG
Electron-beam lithography with the Raith EBPG
Temperature Sensors on Flexible Substrates
E-beam Lithography for Optical Gratings and Waveguides
LumiCal mechanical design, integration with LDC and laser alignment
Sensor Wafer: Final Layout
Nano Cost Nano Patterned Template for
Advanced e-beam lithography overview
Electron-beam lithography with the Raith EBPG
Lithography Advanced.
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Basics E-beam lithography
Lithography Layout, Mask, photo.
Studies of Emittance & Lifetime
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
David R. Pedersen, Michael H. Guddal University of California, Davis
PiezoMEMS Foundry to Support Research Projects
Presentation transcript:

Page 1 Workshop for Electron Beam Lithography System JBX-6300FS By Nelson LI 13 November 2009 Nanoelectronics Fabrication Facility

Page 2 1.System specifications 2.Importance of chip feature on writing result 3.Requirements of overlay writing 4.Photoresist provide 5.Requirements of pattern design 6.Exposure result 7.Charging scheme

Page 3 1.System specifications System model Basic specifications Substrates supported by system

Page 4 System specifications Manufacturer: JEOL Model No: JBX-6300FS SYSTEM MODEL

Page 5 System specification Specifications Writing modeHigh speed or high precision Beam Current30pA to 20nA Scanning Speed12M to 250 Hz Accelerate Voltage 20, 50 or 100 kV Max. Field Size (um 2 ) High speed mode: 2000 (20kV), 1000(50kV) or 500 (100kV) High precision mode: 250 (20kV), 125(50kV) or 62.5 (100kV) BASIC SPECIFICATIONS

Page 6 System specifications SUBSTRATES SUPPORTED BY SYSTEM SubstratesSize Mask5”x5”x0.09” Wafer4”, 3” or 2” Nano-imprint mask65mm x 65mm x 6.35mm Chip sample2cm x 2cm, 1.5cm x 1.5cm or 1cm x 1cm

Page 7 2.Importance of chip feature on writing result Cassette to mount chip Cases of improper chip feature i, chip with rough edge ii, chip with incorrect size Requirements of chip feature

Page 8 Importance of chip feature on writing result Cassette to mount chip: Picture of cassette Back of cassetteFront of cassette (writing side) Grounding pins Positioning pins Chip backside Chip surface with PR Exposure window

Page 9 Cases of improper chip feature Chip with rough edges Cassette backCassette front (writing side) Problem:i, Grounding pin cannot touch on sample surface ii, May cause rotation error

Page 10 Cases of improper chip feature Chip with incorrect size Cassette back (for 15mm x15mm) chip) Cassette front (writing side) Problem:Exposure area shift from center of chip Exposure window 18mm x 18mm chip Exposure window Exposure window center Chip center

Page 11 Importance of chip feature on writing result Requirements of chip feature Straight and smooth cutting edge Square shape with orthogonal angles For overlay writing, patterns of previous layer should be located at the center of chip

Page 12 3.Requirements of overlay writing Feature of Global and Chip alignment marks Positions of Global and Chip alignment marks

Page 13 Requirements of overlay writing Feature of Global and Chip alignment marks L W Global Mark:L= 1500 μm W = 3 μm Chip Mark:L= 20 μm W = 3 μm Etch depth of Mark: ≧ 1 μm

Page 14 Positions of Global alignment marks on wafer L Requirements of overlay writing Wafer For 4” wafer, L ≦ 40.5mm For 2” wafer, L ≦ 19mm

Page 15 Requirements of overlay writing Positions of Chip alignment marks on wafer Four chip alignment marks located at 4 corners of writing chip M1, M2, M3 and M4 respectively.

Page 16 4.Photoresist Provide Positive photoresist i,ZEP-520A (thickness ~ 400 to 100nm) ii,ZEP-7000 (for mask, thickness ~ 400 to 150nm) iii,PMMA950-A2 (thickness ~ 180 to 80nm) Negative photoresist i,AR-N (thickness ~ 400nm) ii,AR-N (thickness ~ 100nm)

Page 17 5.Requirements of pattern design File format, pattern sizes and pattern area Pattern samples

Page 18 Requirements of pattern Pattern sizes and file format File format:GDSII Total number of vertex point per polygon ≦ 600 Pattern sizes(line width or gap size) ≧ 100nm Pattern Complexity ↑, file conversion time ↑

Page 19 Requirements of pattern Pattern sizes and file format Problems of larger exposure area i,long writing time ii,high risk of field stitching error due to laboratory temperature fluctuation Stitching error

Page 19 Requirements of pattern Pattern sizes and file format iii,Proximity error Correct expose Over expose 100 μm 120 μm

Page 20 Requirements of pattern Pattern sample μm Chip area:1500um 2 Exposure area:11.51% of Chip area Exposure time:10.4mins

Page 21 Requirements of pattern Pattern sample μm Chip area:500um 2 Exposure area:11.51% of Chip area Exposure time:1min 0.2 μm line width

Page 22 Requirements of pattern Pattern sample μm Pattern conversion fail! 0.1 μm x 0.2 μm polygon 100 μm

Page 23 6.Exposure result Pattern sample 1 Pattern sample 2

Page 24 Exposure result Pattern sample 1:Shot bar pattern ZEP-520A (+)ma-N2403 (-) 80nm line width 100nm line width

Page 25 Exposure result Pattern sample 1 ZEP-520A (+)ma-N2403 (-) 100nm line width 100nm 2 square pattern

Page 26 Exposure result Pattern sample 1 50nm line patterns with 0.3 ° rotation angleZigzag patterns with 100nm line width ZEP-520A (+)

Page 27 Exposure result Pattern sample 2 ZEP-520A (+)ma-N2403 (-)

Page 28 7.Charging Scheme Definitions of Short and Long jobs Charging for internal users Charging for other HK Institutions Charging for external users Job submission procedure

Page 29 Charging Scheme Charging Scheme : Definition of Short and Long jobs Short job:Exposure time ≦ 3hrs Long job:Exposure time ﹥ 3hrs

Page 30 Long Job(HK$)Short Job(HK$) 5”x5” soda lime mask ”x5” quartz mask Wafer or chip sample Nano-imprint mask Charging Scheme : Charging for internal users Charging Scheme

Page 31 Other HK InstitutionsExternal Users Long Job(HK$)Short Job(HK$)Long Job(HK$)Short Job(HK$) 5”x5” soda lime mask ”x5” quartz mask Wafer or chip sample Nano-imprint mask Charging Scheme : Charging for external users and other HK Institutions Charging Scheme Remark: Price includes 16% administration fee

Page 32 Job submission procedure: internal users Charging Scheme The price list of substrates will post on website on coming Monday!

Page33 1.Go to Charging Scheme Job submission procedure: for external users and other HK Institutions 4.

Page 34 Job submission procedure Contact Information : Name: Nelson LI Thankyou Nanoelectronics Fabrication Facility