Digital Logic Design Lecture # 9 University of Tehran.

Slides:



Advertisements
Similar presentations
Part 4: combinational devices
Advertisements

Digital Design: Combinational Logic Blocks
Combinational Circuits
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
RTL Design Introduction Decoder Encoder Multiplexer Tri-state Buffer
Chapter 4 -- Modular Combinational Logic. Decoders.
Digital Logic Design Lecture # 17 University of Tehran.
EET 1131 Unit 8 Code Converters, Multiplexers, and Demultiplexers
Multiplexers, Decoders, and Programmable Logic Devices
Combinational Logic Building Blocks
Comparators  A comparator compares two input words.  The following slide shows a simple comparator which takes two inputs, A, and B, each of length 4.
Any logic circuits can be transformed to an implementation where only NAND gates (and inverters) are used. The general approach to finding a NAND-gate.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Multiplexers DeMultiplexers XOR gates
Lecture # 12 University of Tehran
Morgan Kaufmann Publishers
Digital Logic Design Lecture # 8 University of Tehran.
DIGITAL COMPONENTS By Sohaib.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Top-down modular design
Combinational Logic Design
Combinational and Sequential Logic Circuits.
Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
CS1Q Computer Systems Lecture 8
Digital Logic Design Lecture # 3 University of Tehran.
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
Digital Components and Combinational Circuits Sachin Kharady.
CS2100 Computer Organisation MSI Components (AY2015/6 Semester 1)
The Digital Logic Level
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Lecture # 11 University of Tehran
1 Lecture #7 EGR 277 – Digital Logic Reading Assignment: Chapter 4 in Digital Design, 3 rd Edition by Mano Chapter 4 – Combinational Logic Circuits A)
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Digital Logic Design Lecture # 2 University of Tehran.
Digital Logic Design Lecture # 19 University of Tehran.
Digital Logic Design Lecture # 14 University of Tehran.
Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Mon, Oct 5 CEC 220 Digital Circuit Design Slide 1 of 20.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers
Magnitude Comparator Dr. Ahmed Telba.
CS1Q Computer Systems Lecture 8
Fall 2004EE 3563 Digital Systems Design EE 3563 Encoders  When a device’s output has few bits than the input, it is usually called an “encoder”  It essentially.
Digital Logic Design Lecture # 15 University of Tehran.
Digital Logic Design Lecture # 6 University of Tehran.
DIGITAL LOGIC DESIGN & COMPUTER ARCHTECTURE
Lecture # 5 University of Tehran
Lecture # 10 University of Tehran
Digital Design Lecture 8 Combinatorial Logic (Continued)
Digital Logic Design Lecture # 13 University of Tehran.
Multiplexer.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
UNIT 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Combinational Circuits: MSI Components
Prof. Sin-Min Lee Department of Computer Science
Multiplexer.
NAND-ONLY LOGIC CIRCUITS
CS105 Introduction to Computer Concepts GATES and CIRCUITS
Lecture 10 Logistics Last lecture Today
Logic Circuits I Lecture 3.
Overview Last lecture Timing; Hazards/glitches
Digital System Design Combinational Logic
Arithmetic Circuits.
ECE 352 Digital System Fundamentals
Presentation transcript:

Digital Logic Design Lecture # 9 University of Tehran

Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers

MSI Parts as a Decoder Up till now, we saw a modular component named as a decoder. Let’s now see what standard modules with that functionality are available : This standard decoder is the most used in between the MSI decoders. It has active-low outputs, and one of the enable inputs is also active- low, while the other two are active-high. There is no particular reason to why they are 3 enable inputs other than obeying the standard number of pins these packages have.

MSI Parts as a Decoder (continued…) 74154: As in the 74138, this package also needs activity of both enable pins to work.

MSI Parts as a Decoder (continued…) 74139: This decoder is often called a dual 2-to-4 decoder and is actually just two 2-to-4 decoders in one chip.

Multiplexer Data is stored as bytes in computer memory. When discussing data transport, a lot of wiring would be needed to be able to move 8 bits of a byte in parallel. Trading cost for performance we use serial connections to transport one bit of data at a time. This means we share a transition line between the source and destination.

Multiplexer (continued…) For instance, in the following diagram, the transition line works of 1 ms between A and A’ and then changes position as the next bit move on. In this diagram the first box is a multiplexer and the second a demultiplexer. The multiplexers we discuss have no memory.

Multiplexer (continued…) Let us consider such a module with one output and four inputs, where one of the four inputs must be selected for output through 2 selection lines.

Multiplexer (continued…) To observe the gate level design of such structures, let’s consider a dual 4-to-1 MUX and show its design:

Multiplexer (continued…) We need to be able to construct larger multiplexer modules by cascading smaller ones. This cascading is done by using the enable inputs of our smaller modules as shown in the following figure:

Multiplexer (continued…) Recall the structure can be used as a 1- to-2 decoder which has been used to choose the particular 4-to-1 MUX to be enabled in the last example. That is when s 2 =0 the upper package is working and when s 2 =1 the lower one. We could have used a 2-to-1 MUX to choose between 1y and 2y and use s 2 as the selector.

Multiplexer (continued…) Let’s observe different structures of a 2-to-1 MUX:

Multiplexer (continued…) About the second structure as a MUX shown in the last slide it must be mentioned that it would have been logically correct use a PMOS transistor instead of the inverter and NMOS, but PMOS transistors are much slower than the same size NMOS transistors, so this structure is preferred (this structure uses the level before as its power supply).

Multiplexer (continued…) Multiplexers can be used in the design of both complex circuits and also realization of primitive gates such as XOR and AND gates. XOR gate: If we look at an XOR gate’s functionality a little differently, we can easily see that when one input is 0 the other is simply propagated through and when one is 1 the other is complemented. Using a multiplexer to realize this, is shown in the following figure. This realization uses only 6 transistors if we use the second method used for a 2-to-1 MUX whereas XOR gates usually consist of 8 transistors.

Multiplexer (continued…) AND gate: Again we use only 4 transistors instead of the usual 6 used for an AND gate.

Three State Buffer Another useful and primitive component in digital circuits is the three state buffer: This three state buffer lets it’s input through to the output when the control is 1 and give a high impedance output otherwise.

Three State Buffer (continued…) Different three state buffers that are used, are listed below:

Three State Buffer (continued…) Let us know use our knowledge of three state buffers to construct other structures that realize multiplexers and observe some new concepts. Thus for a 4-to-1 MUX, we have:

Three State Buffer (continued…) Note: It must be taken to consideration that a wired OR structure can only be used when we have three state lines. We can do cascading on packages with three state outputs with the same type of ORing:

MSI Parts as a Multiplexer Let us now see some standard multiplexer packages : It’s clear that this package is a dual 4-to-1 multiplexer.

MSI Parts as a Multiplexer (continued…) 74157: This is a quad 2-to-1 MUX with common select and enable inputs. Outputs are not in three state.

MSI Parts as a Multiplexer (continued…) 74251: This is an 8-to-1 MUX that gives us the complemented form of the output too. The outputs are three state and the last level of the MUX can be seen below:

MSI Parts as a Multiplexer (continued…) Note:

Realization of Switching Functions Using Multiplexers Multiplexers can also be used to realize more complex switching functions, for example we will now realize a full adder using a multiplexer module.

Realization of Switching Functions Using Multiplexers (continued…)