Design review Sampling cell – Buffer - Comparator Ps_TDC v2.0 Herve Grabas - University of Chicago.

Slides:

Advertisements

Similar presentations

Advertisements

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.

A) 80 b) 53 c) 13 d) x 2 = : 10 = 3, x 3 = 309.

IEEE Spice Seminar Simulation Program with Integrated Circuit Emphasis.

Circuit Simulation and Analysis with HSPICE

TPAC1.2 FDR JC/Feb 27 th. TPAC1.2 FDR Overview The TPAC design will be re-submitted with two mask changes to fix to key bugs in the design: 1.Non-unique.

August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.

Pass Transistor Logic Cell Library Group Members: Keith Benson Kofi Inkabi Ashley Nozine.

Fall 2006, Oct. 5 ELEC / Lecture 8 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Glitch-Free ASICs and Custom.

Viterbi Decoder: Presentation #1 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder.

9/27/05ELEC / Lecture 91 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.

L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto

Evolution in Complexity Evolution in Transistor Count.

In, Out , InOut , Gnd , Vdd, Source follower

LDO Regulator John O’Hollaren. StandardQuasi-LDOLDO High Dropout Stability not a problem Medium Dropout Stability a concern Low Dropout Stability is a.

1 Power Dissipation in CMOS Two Components contribute to the power dissipation: »Static Power Dissipation –Leakage current –Sub-threshold current »Dynamic.

System Spec Goals My LDOTexas Instruments TLV1171 Minimum Drop Out1.0 V0.455 V Required Capacitance1 pF1 μF Pos. Settling Time10 nano sec~ 5 μ sec Neg.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 Lab 4: VTC & Power.

Tanner Tools Tutorial S-Edit v13.0 Tutorial.

Notices You have 18 more days to complete your final project!

A GHz Fourth-Harmonic Voltage-Controlled Oscillator in 130nm SiGe BiCMOS Technology Yang Lin and David E. Kotecki Electrical and Computer Engineering.

The Chicago Half of Champ

1 Inverter Layout. 2 TX Gate: Layout VDD VSS VO Vi C CCC For data path structure P+ N+

ELCT 201 Lab Op Amp ON/OFF Control (use Schematic in your Front Panel)

Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan

STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.

RD53 Analog IP blocks WG : developments and plans at CPPM M. Barbero, L. Gallin Martel (LPSC), Dzahini (LPSC), D. Fougeron, R. Gaglione (LAPP), F. Gensolen,

Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.

Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.

(Re)design of the C3PD analog pixel 1. The starting point for the design was the CCPDv3 front-end (this presentation tries to follow the way the design.

Nov.6 th 1 Multimedia Lab..  Schematic Editor For MyAnalog 실행 ◦ MyCAD Pro 2007 > Schematic Editor For MyAnalog 2 Multimedia Lab.

Digital Block Design & Layout Logic gate (3INPUT NAND GATE) 구자연.

Digital to Analog Converter for High-Fidelity Audio Applications Matt Smith Alfred Wanga CSE598A.

THE CMOS INVERTER.

Power Consumption in CMOS

Common Base and Common Collector Amplifiers

Calorimeter Mu2e Development electronics Front-end Review

UNIT-5 Design of CMOS Op Amps.

EE 597G/CSE 578A Final Project

CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY

Digital to Analog Converters

Common-Base Amplifier

A Floating-Gate Technology for Digital CMOS Processes

Storage cell – Psec timing project

ADS8509 Resistor Network.

Sample & Hold Circuits CSE598A/EE597G Spring 2006

Linear storage cells -Herve Grabas -.

UCC28730-Q1 Start-up issue © 2017 MARUBUN CORPORATION.

أنماط الإدارة المدرسية وتفويض السلطة الدكتور أشرف الصايغ

Design of Combinational Logic

Week 7: Gates and Circuits: PART II

Chis status report.

Eric Oberla, Hervé Grabas, JF Genat, Sam Meehan

Eric oberla Herve grabas

Divisibility Rules.

EE115C – Winter 2009 Digital Electronic Circuits

Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla

C.2.10 Sample Questions.

C.2.8 Sample Questions.

10k 20k Vin Vout H3 What is the gain?

C.2.8 Sample Questions.

Improved study of the cells

Jean-Francois Genat, Herve Grabas, Eric Oberla August 2d 2010

Presentation transcript:

Design review Sampling cell – Buffer - Comparator Ps_TDC v2.0 Herve Grabas - University of Chicago

Comparator schematic Ipol = 1uA Dynamic input range from 0 to 1V All Parasitics for comparator4 Report: [x] decoupled C [x] coupled C NetName R sum C sum L /vdd! NA 21.18f 0 /sub! NA 20.44f 0 /net7 NA 2.067f 0 /net42 NA 10.13f 0 /net40 NA 11.14f 0 /net14 NA 6.907f 0 /net033 NA 2.316f 0 /net030 NA 2.212f 0 /gnd! NA 14.28f 0 /Vout NA 4.176f 0 /Vin- NA 6.661f 0 /Vin+ NA 5.944f 0 /Ipolcomp NA 2.252f 0 Number of parasitic instances R: 231 C: 599 L: 0

Buffer schematic All Parasitics for buffer4test Report: [x] decoupled C [x] coupled C NetName R sum C sum L /vdd! NA 18.54f 0 /sub! NA 16.39f 0 /net7 NA 4.568f 0 /net42 NA 4.939f 0 /net40 NA 2.299f 0 /net14 NA 1.959f 0 /net043 NA 2.174f 0 /net031 NA 4.349f 0 /gnd! NA 16.43f 0 /avC6 NA 750.9a 0 /Vout NA 9.453f 0 /Vin NA 714.3a 0 /Ipolbuff NA 2.097f 0 Number of parasitic instances R: 173 C: 364 L: 0

Sampling cell Write ctrl logic Sampling cell (60pF) Read logic Layout in progress

Layout (in progress)

Test

Test (before layout for the sampling cell but after layout for buffer & comparator)

Digitization

Parametric simulation