Computers Internal Communication. Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

I/O Organization popo.
Processor System Architecture
CSCI 4717/5717 Computer Architecture
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
1 Lecture 2: Review of Computer Organization Operating System Spring 2007.
© Copyright 2004 Dr. Phillip A. Laplante 1 Memory  Memory access  Memory technologies  Memory organization.
1 Computer System Overview OS-1 Course AA
1 CSIT431 Introduction to Operating Systems Welcome to CSIT431 Introduction to Operating Systems In this course we learn about the design and structure.
Chapter 7 Interupts DMA Channels Context Switching.
Computer System Organization S H Srinivasan
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Chapter 7 Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats.
Computer System Overview Chapter 1. Basic computer structure CPU Memory memory bus I/O bus diskNet interface.
CHAPTER 9: Input / Output
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
Computers Central Processor Unit. Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory.
Lecture 13 - Introduction to the Central Processing Unit (CPU)
Input / Output CS 537 – Introduction to Operating Systems.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.
Computer Architecture
Computer System Overview Chapter 1. Operating System Exploits the hardware resources of one or more processors Provides a set of services to system users.
CHAPTER 9: Input / Output
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
CPU How It Works. 2 Generic Block Diagram CPU MemoryInputOutput Address Bus Data Bus.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
Modes of transfer in computer
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
Chapter 6: Computer Components Dr Mohamed Menacer Taibah University
Lecture 1: Review of Computer Organization
Overview von Neumann Architecture Computer component Computer function
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
Chapter 3 : Top Level View of Computer Functions Basic CPU function, Interconnection, Instruction Format and Interrupt.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
I/O Organization Competency – C6. Important facts to remember when I/O devices are to be connected to CPU There is a vast variety of I/O devices. Some.
Structure and Role of a Processor
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
1 Computer Architecture. 2 Basic Elements Processor Main Memory –volatile –referred to as real memory or primary memory I/O modules –secondary memory.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
CPUz 4 n00bz.
Interrupts and Exception Handling. Execution We are quite aware of the Fetch, Execute process of the control unit of the CPU –Fetch and instruction as.
3.1.4 Hardware a. describe the function and purpose of the control unit, memory unit and ALU (arithmetic logic unit) as individual parts of a computer;
Computer System Overview
BIC 10503: COMPUTER ARCHITECTURE
COMPUTER PERIPHERALS AND INTERFACES
Interrupt handling Explain how interrupts are used to obtain processor time and how processing of interrupted jobs may later be resumed, (typical.
Computer System Overview
Computer System Overview
Jazan University, Jazan KSA
Presentation transcript:

Computers Internal Communication

Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory

Local and Peripheral Bus

Bus Operation Transfer Quantity (word) Address bus Control bus Data bus Speed Clock speed

Controller PROCESSOR REGISTER BUFFER

Controller Operation PROCESSOR REGISTER BUFFER VALUE PROCESSOR BUFFERHEADERCRC PROCESSOR BUFFER CRC CPU passes parameters into the registers Controller transfers data into the card bufferCard processor checks the CRCData is transferred from the buffer to the bus

I/O Operations For the I/O device to communicate with the CPU, the designer includes additional registers in the CPU. I/O Address Register contains address of I/O device I/O Buffer Register contains the value to be transferred to/from the I/O device

I/O Registers IR 300PC CONTROL ARITHMETIC-LOGIC ACCUM PROGRAM DATA I/O Address I/O Buffer

I/O Processing Programmed I/O Control Test Read/Write Interrupt Driven I/O Direct Memory Access

1. Programmed I/O Issue an I/O request CPU is tied up checking the I/O device until the response is ready. Solution: Interrupt Processing Wait until I/O finished Continue program

2. Interrupt Processing Issue an I/O request Store program parameters Start another process Process interrupt Return to original process

3. DMA Processor issues a request, then Goes about its business DMA module transfers the data, then Tells the processor

Programmed I/O Issue an I/O request CPU is tied up checking the I/O device until the response is ready. Solution: Interrupt Processing Wait until I/O finished Continue program

Interrupt Processing

Start FETCHEXECUTE Halt CHECK INTERRUPT

Interrupt Processing Issue an I/O request Store program parameters Start another process Process interrupt Return to original process

Classes of Interrupts Program: illegal program operations Timer: scheduled special operations I/O: device controller signals completion of operations or error Hardware Failure: power failure, memory parity error, etc.

Interrupt Request (IRQ) Registers IR 300PC CONTROL ARITHMETIC- LOGIC ACCUM PROGRAM DATA I/O Address I/O Buffer IRQ Stack Addr.

Basic CPU Operation Start FETCH EXECUTE Halt INTERRUPT PROCESS

Interrupt Stack Add a CPU register: stack pointer. Recognize interrupt Store register contents (push stack) Process interrupt Restore register contents (pop stack) STACK PROGRAM COUNTER INSTRUCTION REGISTER ACCUMULATOR Etc. Base Address May also contain interim program values

Data Transfer: Interrupt Driven I/O MAIN MEMORY BUFFER CPU TAAD CONTROLLER DASD CPU

Data Transfer: Direct Memory Access MAIN MEMORY BUFFER CPU TAAD DASD CONTROLLER