5-21 Schmitt-Trigger Devices

Slides:



Advertisements
Similar presentations
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Advertisements

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Sequential Logic Building Blocks – Flip-flops
Digital Logic Design ESGD2201
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 10.1 Sequential Logic  Introduction  Bistables  Memory Registers  Shift.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Digital Logic Chapter 5 Presented by Prof Tim Johnson
EEE515J1_L3-1/55 EEE515J1 ASICs and DIGITAL DESIGN Ian McCrumRoom 5D03B Tel: voice mail on 6 th ring.
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
Flip-Flops and Related Devices Wen-Hung Liao, Ph.D.
Sequential Logic Latches & Flip-flops
1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.
1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Figure 7–1 Two versions of SET-RESET (S-R) latches
Chapter 5 – Flip-Flops and Related Devices
Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.
Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/10/2002.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Flip-Flops and Related Devices
EET 1131 Unit 13 Multivibrators and the 555 Timer
Introduction Flip-flops are synchronous bistable devices. The term synchronous means the output changes state only when the clock input is triggered. That.
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
Multivibrator Circuits
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”
Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Introduction to Sequential Logic Design Flip-flops.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Introduction to Sequential Logic Design Flip-flops FSM Analysis.
Introduction to Sequential Logic Design Flip-flops.
Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.
FLIP FLOP By : Pn Siti Nor Diana Ismail CHAPTER 1.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #12 LATCHES & FLIP-FLOPS.
Introduction to Chapter 5  Logic circuits studied so far have outputs that respond immediately to inputs at some instant in time.  We now introduce the.
1 Digital Fundamentals Chapter 8 Flip-Flops and Related Devices Resource: CYU / CSIE / Yu-Hua Lee / Not made by Engr. Umar Talha,
AGBell – EECT by Andrew G. Bell (260) Lecture 5.
Flip Flop Chapter 15 Subject: Digital System Year: 2009.
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
EKT 121 / 4 ELEKTRONIK DIGIT I
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
Students should be able to :
Monostable Multivibrator
A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.
Flip Flops Engr. Micaela Renee Bernardo. A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. Latches.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Ch.5 Flip Flops and Related Devices
EEE 301 DIGITAL ELECTRONICS
Memory Elements. Outline  Introduction  Memory elements.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Flip-Flop Flip-flops Objectives Upon completion of this chapter, you will be able to :  Construct and analyze the operation of a latch flip-flop made.
Copyright ©2009 by Pearson Higher Education, Inc. Upper Saddle River, New Jersey All rights reserved. Digital Fundamentals, Tenth Edition Thomas.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 25.
LATCHED, FLIP-FLOPS,AND TIMERS
Flip-Flops and Related Devices
EI205 Lecture 8 Dianguang Ma Fall 2008.
Digital Fundamentals Floyd Chapter 7 Tenth Edition
Chapter 5 – Flip-Flops and Related Devices
Digital Fundamentals Floyd Chapter 7 Tenth Edition
CS1104 – Computer Organization
Chapter 7 Latches, Flip-Flops, and Timers
Week 11 Flip flop & Latches.
Presentation transcript:

5-21 Schmitt-Trigger Devices A Schmitt-Trigger circuit is not a flip-flop, but it does exhibit a type of memory characteristic. FIGURE 5-49 (a) If input transition times are too long, a standard logic device-output might oscillate or change erratically; (b) a logic device with a Schmitt-trigger type of input will produce clean, fast output transitions.

5-22 One-shot (Monostable Multivibrator) One-short (OS) has only one stable output state . Once triggered, the outputs switch to the opposite state . It remains in this quasi-stable state for a fixed period of time tP. Two types: nonretriggerable and retriggerable FIGURE 5-50 OS symbol and typical waveforms for nonretriggerable operation.

5-22 One-shot cont. The retriggerable OS operates much like the the nonretriggerable one, except for one difference: it can be retriggered while it is in the quasi-stable state, and it will begin a new tP interval. FIGURE 5-51 (a) Comparison of nonretriggerable and retriggerable OS responses for tP = 2 ms. (b) Retriggerable OS begins a new tP interval each time it receives a trigger pulse.

5-22 One-shot cont. FIGURE 5-52 Logic symbols for the 74121 nonretriggerable one-shot; (a) traditional; (b) IEEE/ANSI.

5-23 Analyzing Sequential Circuit Example 5-16: All FF outputs are in the 0 state before the clock with 1kHZ are applied. Determine the waveforms at X, Y, Z and W. Solution: Step 1: Look for the familiar circuits such as counters, shift registers, and so on. Step 2: Write down the logic levels at the inputs and outputs prior to the occurrence of the first clock pulse. Step 3: Determine the new states of each FF in the response to the first clock pulse. Step 4: Repeat steps 2 and 3 for the following pulses.

5-24 Clock Generator Circuit Flip-flop: bistable multivibrator; One-shot: monostable multivibrator; An astable or free-running multivibrator switches between two unstable states and is used to generate clock. Examples are Schmitt-Trigger Oscillator, 555 Timer used as astable multivibrator and Crystal-Controlled clock Generators (which can satisfy the critical frequency accuracy and stability.) FIGURE 5-54 Schmitt-trigger oscillator using a 7414 INVERTER. A 8413 Schmitt-trigger NAND may also be used.

5-24 Clock Generator Circuit cont. FIGURE 5-55 555 timer IC used as an a stable multivibrator.

5-25 Troubleshooting Flip-flop Circuits Open Inputs FIGURE 5-56 Example 5-18.

5-25 Troubleshooting Flip-flop Circuits cont. Consider the following possible faults: Z2-5 is internally shorted to VCG . Z1-4 is internally shorted to VCG . Z2-5 or Z1-4 is externally shorted to VCG . Z2-4 is internally or externally shorted to GROUND. This would keep Activated and would override the CLK input. There is an internal failure in Z2 that prevents Q responding properly to its inputs. FIGURE 5-57 Example 5-19

5-25 Troubleshooting Flip-flop Circuits cont. Clock Skew FIGURE 5-58 Clock skew occurs when two flip-flops that are supposed to be clocked simultaneously are clocked at slightly different times due to a delay in the arrival of the clock signal at the second flip-flop.

Summary With a memory characteristics, a flip-flop’s outputs will go to a new state in response to an input pulse and will remain in that new state after the input pulse is terminated. A NAND latch and a NOR latch are simple FFs that respond to the logic levels on their SET and CLEAR inputs. Clocked FFs are edge-triggered. Most clocked FFs have asynchronous inputs that can set or clear the FF independently of the clock input. Some of FF applications include data storage and transfer, data shifting ,counting, and frequency division. One-short circuits, Schmitt-trigger circuits..