A-C Coupler U14+U15 XFEL C-C Test Daughter Card-B, BLOCK DIAGRAM-1. MP-UCL, 31-08-2010 RJ45 2121 5454 8787 J1 0R Shield IDC-1/A RJ45 2121 5454 8787 6363.

Slides:

Advertisements

Similar presentations

问卷星满意度调查.

Advertisements

Impact and Influence Gary Townsend, RFU Player Development Manager.

AgVantage Softwares Most Commonly Used Queries Lab - Part 1 Presented by: Mike Smark AgVantage National Conference 2010 Presented by: Mike Smark AgVantage.

Formal Knowledge Representation and Automated Reasoning for the Study of Archaeological Stratigraphy M. Cattani, G. Mantegari, A. Mosca, M. Palmonari Department.

Slide 1 Insert your own content. Slide 2 Insert your own content.

1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 116.

1 Copyright © 2013 Elsevier Inc. All rights reserved. Appendix 01.

1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 40.

1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 28.

1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 38.

Quest ion 1? A.) answer B.) answer C.) correct answerD.) answer L C.) correct answer F.

2 pt 3 pt 4 pt 5pt 1 pt 2 pt 3 pt 4 pt 5 pt 1 pt 2pt 3 pt 4pt 5 pt 1pt 2pt 3 pt 4 pt 5 pt 1 pt 2 pt 3 pt 4pt 5 pt 1pt Integer Addition Integer Subtraction.

Which place for Spatial Modelling in GIS education? The example of the GITTA project LASIG laboratory Corinne Plazanet & Regis Caloz Geographic Information.

CoreGRID Summer School Bonn, July 24 th - 28 th 2006 HPC4U: Realizing SLA-aware Resource Management Simon Alexandre CETIC, Charleroi, Belgium Matthias.

MULT. INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

EN U1 3 6 EN U2 3 6 Pin 5 Pin 1 +3v3 100n XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, DS90LV001 1k +3v3 100R DS90LV001.

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.

EXAMPLE 1 Factor when b is negative and c is positive

Break Time Remaining 10:00.

R. CORNAT - LPC - LECC Colmar - septembre Level 0 trigger decision unit for the LHCb experiment Rémi CORNAT, Régis LEFEVRE, Jacques LECOQ, Pascal.

Valley Fort Rugby Football Club Mini Rugby Festival Kings Park & Happy Valley February 12 th,

Pre-Season Coaches Meeting. It is our goal to ensure that the children of our community are provided with a fun, safe and fair environment in which to.

V ANCOUVER C LUB H ARMONIZATION /M ERGERS January 2011.

Universal LVDS ribbon cable Marc Defossez 12 th December 2005.

© S Haughton more than 3?

to Johan Cruyff Football

TUDelft Knowledge Based Systems Group Zuidplantsoen BZ Delft, The Netherlands Dialogue Control in the Alparon System Niels Andeweg.

15. Oktober Oktober Oktober 2012.

Security Systems BU Communication SystemsDCN ST/SEU-CO 1 I&O DDB RC settings Data Distribution Board LBB  Input(s) in active mode dip.

FA Youth Development Proposals More and Better Players Through Child-Friendly Football.

EN U1 3 6 EN U2 3 6 Pin 5 Pin 1 +3v3 100n RJ XFEL C-C Test Daughter Card-A, Schem-1 : OUTPUTS MP-UCL, DS90LV001 1k +3v3 100R.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

The DAVE Card Status SCT has developed a new ATLAS trigger card “The card that no-one knew they needed, but now do” Introduction Concept & Motivation Functionality.

AN ARITHMETIC and A GEOMETRY SERIES AN ARITHMETIC and A GEOMETRY SERIES.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

Opensensor - information material version 0.1Aalborg University, Mobile Device Group opensensor Part 5 Building the opensensor Frank H.P. Fitzek Anders.

Abstract Interpretation Part II

U10 Pool A #1 Team CT #2 CT Premier/ White #3 CT Wave #4 CT Storm #5 CT Premier/ Blue Schedule To Be posted Friday April 16th.

Before Between After.

Sportsgoodies.com.au.  Hunain Aslam - Project Manager / Programmer  Derin Mark -  Derin Mark - Programmer  Navdeep Singh-  Navdeep Singh- System.

Test B, 100 Subtraction Facts

SCT has developed a new ATLAS trigger card Introduction Concept & Motivation Functionality Overview Production Status ATLAS orders 03/05/20111Dave Robinson.

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

Lecture 6. New FEL Schemes and Challenges X-Ray Free Electron Lasers Igor Zagorodnov Deutsches Elektronen Synchrotron TU Darmstadt, Fachbereich

Clock will move after 1 minute

Select a time to count down from the clock above

Welcome to the Fall 2014 SYSA Soccer Season!. Regular RosterMedical Roster.

prime factorization algorithm found by Peter Shor 1994

Finding Skyline Nodes in Large Networks. Evaluation Metrics:  Distance from the query node. (John)  Coverage of the Query Topics. (Big Data, Cloud Computing,

F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.

CALICE C&C PROPOSAL - DRAFT -4- FOR COMMENTS & CORRECTIONS A) CLOCK : a) 3x EXTERNAL INPUTS : 1) 1x Diff. LVDS ( 2x SMA ) 2) 1x LVTTL/CMOS (?) ( 1x Lemo.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

09/02/20121 Delay Chip Prototype & SPI interface Joan Mauricio La Salle (URL) 15/02/2013.

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

40-pin DIL BREAK-OUT HEADER (incl. 4x diff. pairs 2V5 LVDS ) 3 32

XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,

PCB-1 HEADER / CONNECTOR

16 ( incl. 2x diff. pairs 2V5 LVDS )

Presentation transcript:

A-C Coupler U14+U15 XFEL C-C Test Daughter Card-B, BLOCK DIAGRAM-1. MP-UCL, RJ J1 0R Shield IDC-1/A RJ J2 0R Shield X-TAL MHz : 2 J3 ( Optional ) RJ45 Start / Reset Veto Status Clock T.R. Clock In Ext. Veto In T.R. Start In Force X-Tal U1 U3 U2 U4U5 U6 U8 U7 U13 U12 U11 SW-1 All BLUE parts are optional if space allows DS90LV001 DS90LV027A 2x DS90LV001 DS90LV048A 74LVT74 EuroQuartz XOPL91050UCTA ICS527R-01LF Mult. PLL ICS581G-02LF MUX-PLL Clk-4 Clk-3 Clk-2 In-A In-B Delay Clk-12 Clk-11 U16 99MHz 4.51MHz +3v3 U9+U10

DS90LV001 4k7 100R 2k2 100R 4k7 OUT+ OUT- DS90LV pF EN U9/ EN U10/ k +3v3 Pin 5 1 2x 100n RJ XFEL C-C Test Daughter Card-B, Schem-2 : A-C COUPLER MP-UCL, CAT.5/.6 STP cable DIFF. LVDS INPUT 100pF 2x 15pF 56k 100nF J2 IDC-1/A

270R XFEL C-C Test Daughter Card-B, Schem-3 : POWER MP-UCL, LED-1 +3v3-IN +3v3 100n 4u7 GND-IN IDC-1/B